MCP3021

Low Power 10-Bit A/D Converter With \( \text{I}^2\text{C} \)™ Interface

Features

- 10-bit resolution
- \( \pm 1 \text{ LSB DNL, } \pm 1 \text{ LSB INL} \) max.
- 250 \( \mu \text{A} \) max conversion current
- 5 nA typical standby current, 1 \( \mu \text{A} \) max.
- \( \text{I}^2\text{C} \)™ compatible serial interface
  - 100 kHz \( \text{I}^2\text{C} \) Standard mode
  - 400 kHz \( \text{I}^2\text{C} \) Fast mode
- Up to 8 devices on single 2-wire bus
- 22.3 kspS in \( \text{I}^2\text{C} \) Fast mode
- Single-ended analog input channel
- On-chip sample and hold
- On-chip conversion clock
- Single supply specified operation: 2.7V to 5.5V
- Temperature range:
  - Extended: -40°C to +125°C
  - Small SOT-23 package

Applications

- Data Logging
- Multi-zone Monitoring
- Hand Held Portable Applications
- Battery Powered Test Equipment
- Remote or Isolated Data Acquisition

Package Type

5-Pin SOT-23A

![Functional Block Diagram](image)

Description

The Microchip Technology Inc. MCP3021 is a successive approximation A/D converter (ADC) with 10-bit resolution. Available in the SOT-23 package, this device provides one single-ended input with very low power consumption. Based on an advanced CMOS technology, the MCP3021 provides a low maximum conversion current and standby current of 250 \( \mu \text{A} \) and 1 \( \mu \text{A} \), respectively. Low current consumption, combined with the small SOT-23 package, makes this device ideal for battery-powered and remote data acquisition applications.

Communication to the MCP3021 is performed using a 2-wire \( \text{I}^2\text{C} \) compatible interface. Standard (100 kHz) and Fast (400 kHz) \( \text{I}^2\text{C} \) modes are available with the device. An on-chip conversion clock enables independent timing for the \( \text{I}^2\text{C} \) and conversion clocks. The device is also addressable, allowing up to eight devices on a single 2-wire bus.

The MCP3021 runs on a single supply voltage that operates over a broad range of 2.7V to 5.5V. This device also provides excellent linearity of \( \pm 1 \) LSB differential non-linearity (DNL) and \( \pm 1 \) LSB integral non-linearity (INL), maximum.
1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

- **VDD**: +2.7V to 5.5V Power Supply
- **VSS**: Ground
- **AIN**: Analog Input
- **SDA**: Serial Data In/Out
- **SCL**: Serial Clock In

**PIN FUNCTION TABLE**

<table>
<thead>
<tr>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>VDD</strong></td>
<td>+2.7V to 5.5V Power Supply</td>
</tr>
<tr>
<td><strong>VSS</strong></td>
<td>Ground</td>
</tr>
<tr>
<td><strong>AIN</strong></td>
<td>Analog Input</td>
</tr>
<tr>
<td><strong>SDA</strong></td>
<td>Serial Data In/Out</td>
</tr>
<tr>
<td><strong>SCL</strong></td>
<td>Serial Clock In</td>
</tr>
</tbody>
</table>

**DC ELECTRICAL SPECIFICATIONS**

**Electrical Characteristics**: Unless otherwise noted, all parameters apply at **VDD = 5.0V, VSS = GND, RPU = 2 kΩ, TA = -40°C to +85°C, I^C Fast Mode Timing: f_{SCL} = 400 kHz (Note 3).**

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Sym</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>DC Accuracy</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Resolution</td>
<td></td>
<td>10</td>
<td></td>
<td></td>
<td></td>
<td>bits</td>
</tr>
<tr>
<td>Integral Nonlinearity</td>
<td>INL</td>
<td>—</td>
<td>±0.25</td>
<td>±1</td>
<td>LSB</td>
<td></td>
</tr>
<tr>
<td>Differential Nonlinearity</td>
<td>DNL</td>
<td>—</td>
<td>±0.25</td>
<td>±1</td>
<td>LSB</td>
<td>No missing codes</td>
</tr>
<tr>
<td>Offset Error</td>
<td>—</td>
<td>—</td>
<td>±0.75</td>
<td>±3</td>
<td>LSB</td>
<td></td>
</tr>
<tr>
<td>Gain Error</td>
<td>—</td>
<td>—</td>
<td>-1</td>
<td>±3</td>
<td>LSB</td>
<td></td>
</tr>
<tr>
<td><strong>Dynamic Performance</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Total Harmonic Distortion</td>
<td></td>
<td>—</td>
<td>-70</td>
<td>—</td>
<td>dB</td>
<td>V_{IN} = 0.1V to 4.9V @ 1 kHz</td>
</tr>
<tr>
<td>Signal to Noise and Distortion</td>
<td></td>
<td>—</td>
<td>60</td>
<td>—</td>
<td>dB</td>
<td>V_{IN} = 0.1V to 4.9V @ 1 kHz</td>
</tr>
<tr>
<td>Spurious Free Dynamic Range</td>
<td></td>
<td>—</td>
<td>74</td>
<td>—</td>
<td>dB</td>
<td>V_{IN} = 0.1V to 4.9V @ 1 kHz</td>
</tr>
<tr>
<td><strong>Analog Input</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Input Voltage Range</td>
<td></td>
<td></td>
<td>V_{SS-0.3}</td>
<td>—</td>
<td>V_{DD+0.3}</td>
<td>V</td>
</tr>
<tr>
<td>Leakage Current</td>
<td>—</td>
<td>—</td>
<td>+1</td>
<td>μA</td>
<td></td>
<td>2.7V ≤ V_{DD} ≤ 5.5V</td>
</tr>
<tr>
<td><strong>SDA/SCL (open-drain output)</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Data Coding Format</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Straight Binary</td>
</tr>
<tr>
<td>High-level input voltage</td>
<td>V_{IH}</td>
<td></td>
<td>0.7 V_{DD}</td>
<td>—</td>
<td>—</td>
<td>V</td>
</tr>
<tr>
<td>Low-level input voltage</td>
<td>V_{IL}</td>
<td>—</td>
<td>—</td>
<td>0.3 V_{DD}</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Low-level output voltage</td>
<td>V_{OL}</td>
<td>—</td>
<td>—</td>
<td>0.4</td>
<td>V</td>
<td>I_{OL} = 3 mA, R_{PU} = 1.53 kΩ</td>
</tr>
<tr>
<td>Hysteresis of Schmitt trigger inputs</td>
<td>V_{HYST}</td>
<td>—</td>
<td>0.05V_{DD}</td>
<td>—</td>
<td>—</td>
<td>V</td>
</tr>
</tbody>
</table>

**Note 1**: Sample time is the time between conversions after the address byte has been sent to the converter. Refer to Figure 5-6.

**Note 2**: This parameter is periodically sampled and not 100% tested.

**Note 3**: R_{PU} = Pull-up resistor on SDA and SCL.

**Note 4**: SDA and SCL = V_{SS} to V_{DD} at 400 kHz.

**Note 5**: t_{ACQ} and t_{CONV} are dependent on internal oscillator timing. See Figure 5-5 and Figure 5-6 for relation to SCL.
MCP3021

DC ELECTRICAL SPECIFICATIONS (CONTINUED)

**Electrical Characteristics:** Unless otherwise noted, all parameters apply at \( V_{DD} = 5.0 \) V, \( V_{SS} = GND, R_{PU} = 2 \) k\( \Omega \), \( T_A = -40^\circ\)C to +85°C, I\(^{2}\)C Fast Mode Timing: \( f_{SCL} = 400 \) kHz (Note 3).

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Sym</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input leakage current</td>
<td>( I_{LI} )</td>
<td>-1</td>
<td>—</td>
<td>+1</td>
<td>( \mu A )</td>
<td>( V_{IN} = V_{SS} ) to ( V_{DD} )</td>
</tr>
<tr>
<td>Output leakage current</td>
<td>( I_{LO} )</td>
<td>-1</td>
<td>—</td>
<td>+1</td>
<td>( \mu A )</td>
<td>( V_{OUT} = V_{SS} ) to ( V_{DD} )</td>
</tr>
<tr>
<td>Pin capacitance (all inputs/outputs)</td>
<td>( C_{IN} ), ( C_{OUT} )</td>
<td>—</td>
<td>—</td>
<td>10</td>
<td>pF</td>
<td>( T_{AMB} = 25^\circ)C, ( f = 1 ) MHz; (Note 2)</td>
</tr>
<tr>
<td>Bus Capacitance</td>
<td>( C_{B} )</td>
<td>—</td>
<td>—</td>
<td>400</td>
<td>pF</td>
<td>SDA drive low, 0.4V</td>
</tr>
</tbody>
</table>

**Power Requirements**

| Operating Voltage                   | \( V_{DD} \) | 2.7 | —   | 5.5 | V     |                              |
| Conversion Current                  | \( I_{DD} \) | —   | 175 | 250 | \( \mu A \) |                              |
| Standby Current                     | \( I_{DDS} \) | 0.005 | 1   | \( \mu A \) | SDA, SCL = \( V_{DD} \) |
| Active bus current                  | \( I_{DDA} \) | —   | —   | 120 | \( \mu A \) | Note 4                       |

**Conversion Rate**

| Conversion Time | \( t_{CONV} \) | — | 8.96 | — | \( \mu s \) | Note 5 |
| Analog Input Acquisition Time       | \( t_{ACQ} \) | — | 1.12 | — | \( \mu s \) | Note 5 |
| Sample Rate                    | \( f_{SAMP} \) | — | —   | 22.3 | kHz/s | \( f_{SCL} = 400 \) kHz (Note 1) |

**Note:**

1: Sample time is the time between conversions after the address byte has been sent to the converter. Refer to Figure 5-6.
2: This parameter is periodically sampled and not 100% tested.
3: \( R_{PU} \) = Pull-up resistor on SDA and SCL.
4: SDA and SCL = \( V_{SS} \) to \( V_{DD} \) at 400 kHz.
5: \( t_{ACQ} \) and \( t_{CONV} \) are dependent on internal oscillator timing. See Figure 5-5 and Figure 5-6 for relation to SCL.

**TEMPERATURE SPECIFICATIONS**

**Electrical Characteristics:** All parameters apply across the operating voltage range.

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Symbol</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Temperature Ranges</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Extended Temperature Range</td>
<td>( T_A )</td>
<td>-40</td>
<td>—</td>
<td>+125</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>Operating Temperature Range</td>
<td>( T_A )</td>
<td>-40</td>
<td>—</td>
<td>+125</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>Storage Temperature Range</td>
<td>( T_A )</td>
<td>-65</td>
<td>—</td>
<td>+150</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>Thermal Package Resistances</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Thermal Resistance, 5L-SOT23A</td>
<td>( \theta_{JA} )</td>
<td>—</td>
<td>256</td>
<td>—</td>
<td>°C/W</td>
<td></td>
</tr>
</tbody>
</table>
TIMING SPECIFICATIONS

Electrical Characteristics: All parameters apply at V<sub>DD</sub> = 2.7V - 5.5V, V<sub>SS</sub> = GND, T<sub>θ</sub> = -40°C to +85°C.

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Sym</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>I&lt;sup&gt;2&lt;/sup&gt;C Standard Mode</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Clock frequency</td>
<td>f&lt;sub&gt;SCL&lt;/sub&gt;</td>
<td>0</td>
<td>—</td>
<td>100</td>
<td>kHz</td>
<td></td>
</tr>
<tr>
<td>Clock high time</td>
<td>T&lt;sub&gt;HIGH&lt;/sub&gt;</td>
<td>4000</td>
<td>—</td>
<td>—</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>Clock low time</td>
<td>T&lt;sub&gt;LOW&lt;/sub&gt;</td>
<td>4700</td>
<td>—</td>
<td>—</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>SDA and SCL rise time</td>
<td>T&lt;sub&gt;R&lt;/sub&gt;</td>
<td>—</td>
<td>—</td>
<td>1000</td>
<td>ns</td>
<td>From V&lt;sub&gt;IL&lt;/sub&gt; to V&lt;sub&gt;IH&lt;/sub&gt; (Note 1)</td>
</tr>
<tr>
<td>SDA and SCL fall time</td>
<td>T&lt;sub&gt;F&lt;/sub&gt;</td>
<td>—</td>
<td>—</td>
<td>300</td>
<td>ns</td>
<td>From V&lt;sub&gt;IL&lt;/sub&gt; to V&lt;sub&gt;IH&lt;/sub&gt; (Note 1)</td>
</tr>
<tr>
<td>START condition hold time</td>
<td>T&lt;sub&gt;HD:STA&lt;/sub&gt;</td>
<td>4000</td>
<td>—</td>
<td>—</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>START condition setup time</td>
<td>T&lt;sub&gt;SU:STA&lt;/sub&gt;</td>
<td>4700</td>
<td>—</td>
<td>—</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>Data input setup time</td>
<td>T&lt;sub&gt;SU:DAT&lt;/sub&gt;</td>
<td>250</td>
<td>—</td>
<td>—</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>STOP condition setup time</td>
<td>T&lt;sub&gt;SU:STO&lt;/sub&gt;</td>
<td>4000</td>
<td>—</td>
<td>—</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>STOP condition hold time</td>
<td>T&lt;sub&gt;HD:STD&lt;/sub&gt;</td>
<td>4000</td>
<td>—</td>
<td>—</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>Output valid from clock</td>
<td>T&lt;sub&gt;AA&lt;/sub&gt;</td>
<td>—</td>
<td>—</td>
<td>3500</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>Bus free time</td>
<td>T&lt;sub&gt;BUF&lt;/sub&gt;</td>
<td>4700</td>
<td>—</td>
<td>—</td>
<td>ns</td>
<td>Note 2</td>
</tr>
<tr>
<td>Input filter spike suppression</td>
<td>T&lt;sub&gt;SP&lt;/sub&gt;</td>
<td>—</td>
<td>—</td>
<td>50</td>
<td>ns</td>
<td>SDA and SCL pins (Note 1)</td>
</tr>
</tbody>
</table>

| **I<sup>2</sup>C Fast Mode** | | | | | | |
| Clock frequency | F<sub>SCL</sub> | 0 | — | 400 | kHz | |
| Clock high time | T<sub>HIGH</sub> | 600 | — | — | ns | |
| Clock low time | T<sub>LOW</sub> | 1300 | — | — | ns | |
| SDA and SCL rise time | T<sub>R</sub> | 20 + 0.1C<sub>B</sub> | — | 300 | ns | From V<sub>IL</sub> to V<sub>IH</sub> (Note 1) |
| SDA and SCL fall time | T<sub>F</sub> | 20 + 0.1C<sub>B</sub> | — | 300 | ns | From V<sub>IL</sub> to V<sub>IH</sub> (Note 1) |
| START condition hold time | T<sub>HD:STA</sub> | 600 | — | — | ns | |
| START condition setup time | T<sub>SU:STA</sub> | 600 | — | — | ns | |
| Data input hold time | T<sub>HD:DAT</sub> | 0 | — | 0.9 | ms | |
| Data input setup time | T<sub>SU:DAT</sub> | 100 | — | — | ns | |
| STOP condition setup time | T<sub>SU:STO</sub> | 600 | — | — | ns | |
| STOP condition hold time | T<sub>HD:STD</sub> | 600 | — | — | ns | |
| Output valid from clock | T<sub>AA</sub> | — | — | 900 | ns | |
| Bus free time | T<sub>BUF</sub> | 1300 | — | — | ns | Note 2 |
| Input filter spike suppression | T<sub>SP</sub> | — | — | 50 | ns | SDA and SCL pins (Note 1) |

**Note 1:** This parameter is periodically sampled and not 100% tested.
**Note 2:** Time the bus must be free before a new transmission can start.

**FIGURE 1-1:** Standard and Fast Mode Bus Timing Data.
2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated, VDD = 5V, VSS = 0V, I2C Fast Mode Timing (SCL = 400 kHz), Continuous Conversion Mode (fSAMP = 22.3 ksps), TA = +25°C.

FIGURE 2-1: INL vs. Clock Rate.

FIGURE 2-2: INL vs. VDD - I2C Standard Mode (fSCL = 100 kHz).

FIGURE 2-3: INL vs. Code (Representative Part).

FIGURE 2-4: INL vs. Clock Rate (VDD = 2.7V).

FIGURE 2-5: INL vs. VDD - I2C Fast Mode (fSCL = 400 kHz).

FIGURE 2-6: INL vs. Code (Representative Part, VDD = 2.7V).
Note: Unless otherwise indicated, \( V_{DD} = 5V, V_{SS} = 0V, \) \( \text{I}^2\text{C} \) Fast Mode Timing (\( \text{SCL} = 400 \text{ kHz} \)), Continuous Conversion Mode (\( f_{\text{SAMP}} = 22.3 \text{ ksp} \)), \( T_A = +25^\circ \text{C} \).

**FIGURE 2-7:** INL vs. Temperature.

**FIGURE 2-8:** DNL vs. Clock Rate.

**FIGURE 2-9:** DNL vs. \( V_{DD} - \text{I}^2\text{C} \) Standard Mode (\( f_{\text{SCL}} = 100 \text{ kHz} \)).

**FIGURE 2-10:** INL vs. Temperature \( (V_{DD} = 2.7V) \).

**FIGURE 2-11:** DNL vs. Clock Rate \( (V_{DD} = 2.7V) \).

**FIGURE 2-12:** DNL vs. \( V_{DD} - \text{I}^2\text{C} \) Fast Mode (\( f_{\text{SCL}} = 400 \text{ kHz} \)).
Note: Unless otherwise indicated, $V_{DD} = 5\text{V}$, $V_{SS} = 0\text{V}$, I²C Fast Mode Timing (SCL = 400 kHz), Continuous Conversion Mode ($f_{SAMP} = 22.3\text{ ksp}$), $T_A = +25^\circ\text{C}$.

**FIGURE 2-13:** DNL vs. Code (Representative Part).

**FIGURE 2-14:** DNL vs. Temperature.

**FIGURE 2-15:** Gain Error vs. $V_{DD}$.

**FIGURE 2-16:** DNL vs. Code (Representative Part, $V_{DD} = 2.7\text{V}$).

**FIGURE 2-17:** DNL vs. Temperature ($V_{DD} = 2.7\text{V}$).

**FIGURE 2-18:** Offset Error vs. $V_{DD}$. 
**Note:** Unless otherwise indicated, $V_{DD} = 5\, V$, $V_{SS} = 0\, V$, $I^2C$ Fast Mode Timing ($SCL = 400\, kHz$), Continuous Conversion Mode ($f_{SAMP} = 22.3\, ksps$), $T_A = +25^\circ C$.

**FIGURE 2-19:** Gain Error vs. Temperature.

**FIGURE 2-20:** SNR vs. Input Frequency.

**FIGURE 2-21:** THD vs. Input Frequency.

**FIGURE 2-22:** Offset Error vs. Temperature.

**FIGURE 2-23:** SINAD vs. Input Frequency.

**FIGURE 2-24:** SINAD vs. Input Signal Level.
**Note:** Unless otherwise indicated, $V_{DD} = 5V$, $V_{SS} = 0V$, I$^2$C Fast Mode Timing (SCL = 400 kHz), Continuous Conversion Mode ($f_{SAMP} = 22.3$ ksp), $T_A = +25^\circ C$.

**FIGURE 2-25:** ENOB vs. $V_{DD}$.

**FIGURE 2-26:** SFDR vs. Input Frequency.

**FIGURE 2-27:** Spectrum Using I$^2$C Fast Mode (Representative Part, 1 kHz Input Frequency).

**FIGURE 2-28:** ENOB vs. Input Frequency.

**FIGURE 2-29:** Spectrum Using I$^2$C Standard Mode (Representative Part, 1 kHz Input Frequency).

**FIGURE 2-30:** $I_{DD}$ (Conversion) vs. $V_{DD}$.
**Note:** Unless otherwise indicated, \( V_{DD} = 5V, V_{SS} = 0V, I^2C \) Fast Mode Timing (SCL = 400 kHz), Continuous Conversion Mode (\( f_{SAMP} = 22.3 \) ksp), \( T_A = +25^\circ C \).

**FIGURE 2-31:** \( I_{DD} \) (Conversion) vs. \( I^2C \) Clock Rate.

**FIGURE 2-32:** \( I_{DD} \) (Conversion) vs. Temperature.

**FIGURE 2-33:** \( I_{DDA} \) (Active Bus) vs. \( V_{DD} \).

**FIGURE 2-34:** \( I_{DDA} \) (Active Bus) vs. \( I^2C \) Clock Rate.

**FIGURE 2-35:** \( I_{DDA} \) (Active Bus) vs. Temperature.

**FIGURE 2-36:** \( I_{DDS} \) (Standby) vs. \( V_{DD} \).
Note: Unless otherwise indicated, \( V_{DD} = 5V, V_{SS} = 0V, \) \( I^2C \) Fast Mode Timing (\( SCL = 400 \) kHz), Continuous Conversion Mode (\( f_{SAMP} = 22.3 \) ksps), \( T_A = +25^\circ C \).

### 2.1 Test Circuit

![Typical Test Configuration](image)

**FIGURE 2-39:** Typical Test Configuration.

**FIGURE 2-37:** \( I_{DDS} \) (Standby) vs. Temperature.

**FIGURE 2-38:** Analog Input Leakage vs. Temperature.
3.0 PIN FUNCTIONS

TABLE 3-1: PIN FUNCTION TABLE

<table>
<thead>
<tr>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>VDD</td>
<td>+2.7V to 5.5V Power Supply</td>
</tr>
<tr>
<td>VSS</td>
<td>Ground</td>
</tr>
<tr>
<td>AIN</td>
<td>Analog Input</td>
</tr>
<tr>
<td>SDA</td>
<td>Serial Data In/Out</td>
</tr>
<tr>
<td>SCL</td>
<td>Serial Clock In</td>
</tr>
</tbody>
</table>

3.1 VDD and VSS

The VDD pin, with respect to VSS, provides power to the device, as well as a voltage reference for the conversion process. Refer to Section 6.4, “Device Power and Layout Considerations”, for tips on power and grounding.

3.2 Analog Input (AIN)

AIN is the input pin to the sample and hold circuitry of the Successive Approximation Register (SAR) converter. Care should be taken in driving this pin. Refer to Section 6.1, “Driving the Analog Input”. For proper conversions, the voltage on this pin can vary from VSS to VDD.

3.3 Serial Data (SDA)

This is a bidirectional pin used to transfer addresses and data into and out of the device. It is an open-drain terminal, therefore, the SDA bus requires a pull-up resistor to VDD (typically 10 kΩ for 100 kHz and 2 kΩ for 400 kHz SCL clock speeds (refer to Section 6.2, “Connecting to the I²C Bus”).

For normal data transfer, SDA is allowed to change only during SCL low. Changes during SCL high are reserved for indicating the START and STOP conditions (refer to Section 5.1, “I²C Bus Characteristics”).

3.4 Serial Clock (SCL)

SCL is an input pin used to synchronize the data transfer to and from the device on the SDA pin and is an open-drain terminal. Therefore, the SCL bus requires a pull-up resistor to VDD (typically, 10 kΩ for 100 kHz and 2 kΩ for 400 kHz SCL clock speeds. Refer to Section 6.2, “Connecting to the I²C Bus”).

For normal data transfer, SDA is allowed to change only during SCL low. Changes during SCL high are reserved for indicating the START and STOP conditions (refer to Section 6.1, “Driving the Analog Input”).
4.0 DEVICE OPERATION

The MCP3021 employs a classic SAR architecture. This architecture uses an internal sample and hold capacitor to store the analog input while the conversion is taking place. At the end of the acquisition time, the input switch of the converter opens and the device uses the collected charge on the internal sample and hold capacitor to produce a serial 10-bit digital output code. The acquisition time and conversion is self-timed using an internal clock. After each conversion, the results are stored in a 10-bit register that can be read at any time.

Communication with the device is accomplished with a 2-wire I²C interface. Maximum sample rates of 22.3 ksp are possible with the MCP3021 in a continuous conversion mode and an SCL clock rate of 400 kHz.

4.1 Digital Output Code

The digital output code produced by the MCP3021 is a function of the input signal and power supply voltage (V_DD). As the V_DD level is reduced, the LSB size is reduced accordingly. The theoretical LSB size is shown below.

\[
\text{LSB SIZE} = \frac{V_{DD}}{1024}
\]

\[V_{DD} = \text{Supply voltage}\]

The output code of the MCP3021 is transmitted serially with MSB first, the format of the code being straight binary.

4.2 Conversion Time (t_{CONV})

The conversion time is the time required to obtain the digital result once the analog input is disconnected from the holding capacitor. With the MCP3021, the specified conversion time is typically 8.96 µs. This time is dependent on the internal oscillator and independent of SCL.

4.3 Acquisition Time (t_{ACQ})

The acquisition time is the amount of time the sample cap array is acquiring charge.

The acquisition time is, typically, 1.12 µs. This time is dependent on the internal oscillator and independent of SCL.

4.4 Sample Rate

Sample rate is the inverse of the maximum amount of time that is required from the point of acquisition of the first conversion to the point of acquisition of the second conversion.

The sample rate can be measured either by single or continuous conversions. A single conversion includes a Start Bit, Address Byte, Two Data Bytes and a Stop bit. This sample rate is measured from one Start Bit to the next Start Bit.

For continuous conversions (requested by the Master by issuing an acknowledge after a conversion), the maximum sample rate is measured from conversion to conversion, or a total of 18 clocks (two data bytes and two Acknowledge bits). Refer to Section 5-2, “Device Addressing”.

FIGURE 4-1: Transfer Function.
4.5 Differential Non-Linearity (DNL)

In the ideal ADC transfer function, each code has a uniform width. That is, the difference in analog input voltage is constant from one code transition point to the next. DNL specifies the deviation of any code in the transfer function from an ideal code width of 1 LSB. The DNL is determined by subtracting the locations of successive code transition points after compensating for any gain and offset errors. A positive DNL implies that a code is longer than the ideal code width, while a negative DNL implies that a code is shorter than the ideal width.

4.6 Integral Non-Linearity (INL)

INL is a result of cumulative DNL errors and specifies how much the overall transfer function deviates from a linear response. The method of measurement used in the MCP3021 ADC to determine INL is the "end-point" method.

4.7 Offset Error

Offset error is defined as a deviation of the code transition points that are present across all output codes. This has the effect of shifting the entire A/D transfer function. The offset error is measured by finding the difference between the actual location of the first code transition and the desired location of the first transition. The ideal location of the first code transition is located at 1/2 LSB above \( V_{SS} \).

4.8 Gain Error

The gain error determines the amount of deviation from the ideal slope of the ADC transfer function. Before the gain error is determined, the offset error is measured and subtracted from the conversion result. The gain error can then be determined by finding the location of the last code transition and comparing that location to the ideal location. The ideal location of the last code transition is 1.5 LSBs below full-scale or \( V_{DD} \).

4.9 Conversion Current (\( I_{DD} \))

The average amount of current over the time required to perform a 10-bit conversion.

4.10 Active Bus Current (\( I_{DDA} \))

The average amount of current over the time required to monitor the \( I^2C \) bus. Any current the device consumes while it is not being addressed is referred to as Active Bus current.

4.11 Standby Current (\( I_{DDS} \))

The average amount of current required while no conversion is occurring and while no data is being output (i.e., SCL and SDA lines are quiet).

4.12 \( I^2C \) Standard Mode Timing

\( I^2C \) specification where the frequency of SCL is 100 kHz.

4.13 \( I^2C \) Fast Mode Timing

\( I^2C \) specification where the frequency of SCL is 400 kHz.
5.0 SERIAL COMMUNICATIONS

5.1 I2C Bus Characteristics

The following bus protocol has been defined:

• Data transfer may be initiated only when the bus is not busy.
• During data transfer, the data line must remain stable whenever the clock line is high. Changes in the data line while the clock line is high will be interpreted as a START or STOP condition.

Accordingly, the following bus conditions have been defined (refer to Figure 5-1).

5.1.1 BUS NOT BUSY (A)
Both data and clock lines remain high.

5.1.2 START DATA TRANSFER (B)
A high-to-low transition of the SDA line while the clock (SCL) is high determines a START condition. All commands must be preceded by a START condition.

5.1.3 STOP DATA TRANSFER (C)
A low-to-high transition of the SDA line while the clock (SCL) is high determines a STOP condition. All operations must be ended with a STOP condition.

5.1.4 DATA VALID (D)
The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the high period of the clock signal.

The data on the line must be changed during the low period of the clock signal. There is one clock pulse per bit of data.

Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of data bytes transferred between the START and STOP conditions is determined by the master device and is unlimited.

5.1.5 ACKNOWLEDGE
Each receiving device, when addressed, is obliged to generate an acknowledge bit after the reception of each byte. The master device must generate an extra clock pulse that is associated with this acknowledge bit.

The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable low during the high period of the acknowledge-related clock pulse. Setup and hold times must be taken into account. During reads, a master device must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave (NAK).

In this case, the slave (MCP3021) will release the bus to allow the master device to generate the STOP condition.

The MCP3021 supports a bidirectional 2-wire bus and data transmission protocol. The device that sends data onto the bus is the transmitter and the device receiving data is the receiver. The bus has to be controlled by a master device that generates the serial clock (SCL), controls the bus access and generates the START and STOP conditions, while the MCP3021 works as a slave device. Both master and slave devices can operate as either transmitter or receiver, but the master device determines which mode is activated.

---

**FIGURE 5-1:** Data Transfer Sequence on the Serial Bus.

© 2003-2013 Microchip Technology Inc.
5.2 Device Addressing

The address byte is the first byte received following the START condition from the master device. The first part of the control byte consists of a 4-bit device code, which is set to \(1001\) for the MCP3021. The device code is followed by three address bits: A2, A1 and A0. The default address bits are \(101\) (contact the Microchip factory for additional address bit options). The address bits allow up to eight MCP3021 devices on the same bus and are used to determine which device is accessed.

The eighth bit of the slave address determines if the master device wants to read conversion data or write to the MCP3021. When set to a ‘1’, a read operation is selected. When set to a ‘0’, a write operation is selected. There are no writable registers on the MCP3021, therefore, this bit must be set to a ‘1’ to initiate a conversion.

The MCP3021 is a slave device that is compatible with the 2-wire \(I^2C\) serial interface protocol. A hardware connection diagram is shown in Figure 6-2. Communication is initiated by the microcontroller (master device), which sends a START bit followed by the address byte.

On completion of the conversion(s) performed by the MCP3021, the microcontroller must send a STOP bit to stop the communication.

The last bit in the device address byte is the R/W bit. When this bit is a logic ‘1’, a conversion will be executed. Setting this bit to logic ‘0’ will also result in an “acknowledge” (ACK) from the MCP3021, with the device then releasing the bus. This can be used for device polling (refer to Section 6.3, “Device Polling”).

5.3 Executing a Conversion

This section will describe the details of communicating with the MCP3021 device. Initiating the sample and hold acquisition, reading the conversion data and executing multiple conversions will be discussed.

5.3.1 INITIATING THE SAMPLE AND HOLD

The acquisition and conversion of the input signal begins with the falling edge of the R/W bit of the address byte. At this point, the internal clock initiates the sample, hold and conversion cycle, all of which are internal to the ADC.

FIGURE 5-2: Device Addressing.

FIGURE 5-3: Initiating the Conversion, Address Byte.

FIGURE 5-4: Initiating the Conversion, Continuous Conversions.
The input signal will initially be sampled with the first falling edge of the clock following the transmission of a logic-high R/W bit. Additionally, with the rising edge of the SCL, the ADC will transmit an acknowledge bit (ACK = 0). The master must release the data bus during this clock pulse to allow the MCP3021 to pull the line low (refer to Figure 5-3).

For consecutive samples, sampling begins on the last bit of the lower data byte. Refer to Figure 5-6 for timing diagram.

5.3.2 READING THE CONVERSION DATA

After the MCP3021 acknowledges the address byte, the device will transmit four ‘0’ bits followed by the upper four data bits of the conversion. The master device will then acknowledge this byte with an ACK = low. With the following six clock pulses, the MCP3021 will transmit the lower six data bits from the conversion. The last two bits are "don't cares", and do not contain valid data. The master then sends an ACK = high, indicating to the MCP3021 that no more data is requested. The master can then send a stop bit to end the transmission.

FIGURE 5-5: Executing a Conversion.

5.3.3 CONSECUTIVE CONVERSIONS

For consecutive samples, sampling begins on the falling edge of the last bit of the lower data byte. See Figure 5-6 for timing.

FIGURE 5-6: Continuous Conversion.
6.0 APPLICATIONS INFORMATION

6.1 Driving the Analog Input

The MCP3021 has a single-ended analog input (AIN). For proper conversion results, the voltage at the AIN pin must be kept between VSS and VDD. If the converter has no offset error, gain error, INL or DNL errors and the voltage level of AIN is equal to or less than VSS + 1/2 LSB, the resultant code will be 000h. Additionally, if the voltage at AIN is equal to or greater than VDD - 1.5 LSB, the output code will be 1FFh.

The analog input model is shown in Figure 6-1. In this diagram, the source impedance (RSS) adds to the internal sampling switch (RS) impedance, directly affecting the time required to charge the capacitor (CSAMPLE). Consequently, a larger source impedance increases the offset error, gain error and integral linearity errors of the conversion. Ideally, the impedance of the signal source should be near zero. This is achievable with an operational amplifier such as the MCP6022, which has a closed-loop output impedance of tens of ohms.

FIGURE 6-1: Analog Input Model, AIN.

6.2 Connecting to the I2C Bus

The I2C bus is an open collector bus, requiring pull-up resistors connected to the SDA and SCL lines. This configuration is shown in Figure 6-2.

The number of devices connected to the bus is limited only by the maximum bus capacitance of 400 pF. A possible configuration using multiple devices is shown in Figure 6-3.

FIGURE 6-2: Pull-up Resistors on I2C Bus.

FIGURE 6-3: Multiple Devices on I2C Bus.
6.3  Device Polling

In some instances, it may be necessary to test for MCP3021 presence on the I²C bus without performing a conversion, described in Figure 6-4. Here we are setting the R/W bit in the address byte to a zero. The MCP3021 will then acknowledge by pulling SDA low during the ACK clock and then release the bus back to the I²C master. A stop or repeated start bit can then be issued from the master and I²C communication can continue.

![Device Polling Diagram](image)

**FIGURE 6-4:**  Device Polling.

6.4  Device Power and Layout Considerations

6.4.1  POWERING THE MCP3021

$V_{DD}$ supplies the power to the device as well as the reference voltage. A bypass capacitor value of 0.1 µF is recommended. Adding a 10 µF capacitor in parallel is recommended to attenuate higher frequency noise present in some systems.

![Powering the MCP3021 Diagram](image)

**FIGURE 6-5:**  Powering the MCP3021.

6.4.2  LAYOUT CONSIDERATIONS

When laying out a printed circuit board for use with analog components, care should be taken to reduce noise wherever possible. A bypass capacitor from $V_{DD}$ to ground should always be used with this device and should be placed as close as possible to the device pin. A bypass capacitor value of 0.1 µF is recommended.

Digital and analog traces should be separated as much as possible on the board, with no traces running underneath the device or the bypass capacitor. Extra precautions should be taken to keep traces with high frequency signals (such as clock lines) as far as possible from analog traces.

The MCP3021 should be connected entirely to the analog ground plane, as well as the analog power trace. The pull-up resistors can be placed close to the microcontroller and tied to the digital power or $V_{CC}$.

Use of an analog ground plane is recommended in order to keep the ground potential the same for all devices on the board. Providing $V_{DD}$ connections to devices in a “star” configuration can also reduce noise by eliminating current return paths and associated errors (Figure 6-6). For more information on layout tips when using the MCP3021 or other ADC devices, refer to AN688, “Layout Tips for 12-Bit A/D Converter Applications”.

![VDD traces arranged in a ‘Star’ configuration in order to reduce errors caused by current return paths (Diagram)](image)

**FIGURE 6-6:**  $V_{DD}$ traces arranged in a ‘Star’ configuration in order to reduce errors caused by current return paths.

6.4.3  USING A REFERENCE FOR SUPPLY

The MCP3021 uses $V_{DD}$ as power and also as a reference. In some applications, it may be necessary to use a stable reference to achieve the required accuracy. Figure 6-7 shows an example using the MCP1541 as a 4.096V 2% reference.

![Stable Power and Reference Configuration Diagram](image)

**FIGURE 6-7:**  Stable Power and Reference Configuration.
7.0 PACKAGING INFORMATION

7.1 Package Marking Information

5-Pin SOT-23A (EIAJ SC-74) Device

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Address Option</th>
<th>SOT-23</th>
</tr>
</thead>
<tbody>
<tr>
<td>MCP3021A0T-E/OT</td>
<td>000</td>
<td>GP</td>
</tr>
<tr>
<td>MCP3021A1T-E/OT</td>
<td>001</td>
<td>GS</td>
</tr>
<tr>
<td>MCP3021A2T-E/OT</td>
<td>010</td>
<td>GK</td>
</tr>
<tr>
<td>MCP3021A3T-E/OT</td>
<td>011</td>
<td>GL</td>
</tr>
<tr>
<td>MCP3021A4T-E/OT</td>
<td>100</td>
<td>GM</td>
</tr>
<tr>
<td>MCP3021A5T-E/OT</td>
<td>101</td>
<td>GJ</td>
</tr>
<tr>
<td>MCP3021A6T-E/OT</td>
<td>110</td>
<td>GQ</td>
</tr>
<tr>
<td>MCP3021A7T-E/OT</td>
<td>111</td>
<td>GR</td>
</tr>
</tbody>
</table>

* Default option. Contact Microchip Factory for other address options.

Legend:  
XX...X Customer-specific information  
Y Year code (last digit of calendar year)  
YY Year code (last 2 digits of calendar year)  
WWW Week code (week of January 1 is week ‘01’)  
NNN Alphanumeric traceability code  
\(e_3\) Pb-free JEDEC designator for Matte Tin (Sn)  
* This package is Pb-free. The Pb-free JEDEC designator \(e_3\) can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.
5-Lead Plastic Small Outline Transistor (OT) (SOT23)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

<table>
<thead>
<tr>
<th>Units</th>
<th>INCHES*</th>
<th>MILLIMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dimension</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number of Pins</td>
<td>n</td>
<td>MIN</td>
</tr>
<tr>
<td>Pitch</td>
<td>P</td>
<td>.038</td>
</tr>
<tr>
<td>Outside lead pitch (basic)</td>
<td>p1</td>
<td>.075</td>
</tr>
<tr>
<td>Overall Height</td>
<td>A</td>
<td>.035</td>
</tr>
<tr>
<td>Molded Package Thickness</td>
<td>A2</td>
<td>.035</td>
</tr>
<tr>
<td>Standoff §</td>
<td>A1</td>
<td>.000</td>
</tr>
<tr>
<td>Overall Width</td>
<td>E</td>
<td>.102</td>
</tr>
<tr>
<td>Molded Package Width</td>
<td>E1</td>
<td>.059</td>
</tr>
<tr>
<td>Overall Length</td>
<td>D</td>
<td>.110</td>
</tr>
<tr>
<td>Foot Length</td>
<td>L</td>
<td>.014</td>
</tr>
<tr>
<td>Foot Angle</td>
<td>α</td>
<td>0</td>
</tr>
<tr>
<td>Lead Thickness</td>
<td>c</td>
<td>.001</td>
</tr>
<tr>
<td>Lead Width</td>
<td>B</td>
<td>.014</td>
</tr>
<tr>
<td>Mold Draft Angle Top</td>
<td>α</td>
<td>0</td>
</tr>
<tr>
<td>Mold Draft Angle Bottom</td>
<td>β</td>
<td>0</td>
</tr>
</tbody>
</table>

* Controlling Parameter
§ Significant Characteristic

Notes:
Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010” (0.254mm) per side.
JEDEC Equivalent: MO-178
Drawing No. C04-091
8.0 REVISION HISTORY

Revision B (January 2013)
Added a note to each package outline drawing.
PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

<table>
<thead>
<tr>
<th>PART NO.</th>
<th>XX</th>
<th>X</th>
<th>/XX</th>
</tr>
</thead>
<tbody>
<tr>
<td>Device</td>
<td>Address Options</td>
<td>Temperature Range</td>
<td>Package</td>
</tr>
</tbody>
</table>

Device: MCP3021T: 10-Bit 2-Wire Serial A/D Converter (Tape and Reel)

Temperature Range: E = -40°C to +125°C

Address Options: XX A2 A1 A0

<table>
<thead>
<tr>
<th></th>
<th>A2</th>
<th>A1</th>
<th>A0</th>
</tr>
</thead>
<tbody>
<tr>
<td>A0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>A1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>A2</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>A3</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>A4</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>A5*</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>A6</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>A7</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

* Default option. Contact Microchip factory for other address options

Package: OT = SOT-23, 5-lead (Tape and Reel)

Examples:

a) MCP3021A0T-E/OT: Extended, A0 Address, Tape and Reel
b) MCP3021A1T-E/OT: Extended, A1 Address, Tape and Reel
c) MCP3021A2T-E/OT: Extended, A2 Address, Tape and Reel
d) MCP3021A3T-E/OT: Extended, A3 Address, Tape and Reel
e) MCP3021A4T-E/OT: Extended, A4 Address, Tape and Reel
f) MCP3021A5T-E/OT: Extended, A5 Address, Tape and Reel
g) MCP3021A6T-E/OT: Extended, A6 Address, Tape and Reel
h) MCP3021A7T-E/OT: Extended, A7 Address, Tape and Reel

Sales and Support

Data Sheets
Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

1. Your local Microchip sales office
2. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

Customer Notification System
Register on our web site (www.microchip.com/cn) to receive the most current information on our products.
Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer’s risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks
The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC Sensor logo, rPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, Hi-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscent Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rFLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. & KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2003-2013, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 9781620769003

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company’s quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KeeLoq® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip’s quality system for the design and manufacture of development systems is ISO 9001:2000 certified.
## Worldwide Sales and Service

### AMERICAS

**Corporate Office**
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support: http://www.microchip.com/support
Web Address: www.microchip.com

**Atlanta**
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

**Boston**
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

**Chicago**
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

**Cleveland**
Independence, OH
Tel: 216-447-0464
Fax: 216-447-0643

**Dallas**
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

**Detroit**
Farmington Hills, MI
Tel: 248-538-2250
Fax: 248-538-2260

**Indianapolis**
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453

**Los Angeles**
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608

**Santa Clara**
Santa Clara, CA
Tel: 408-961-6444
Fax: 408-961-6445

**Toronto**
Mississauga, Ontario, Canada
Tel: 905-673-0699
Fax: 905-673-6509

### ASIA/PACIFIC

**Asia Pacific Office**
Suites 3707-14, 37th Floor
Tower 6, The Gateway
Harbour City, Kowloon
Hong Kong
Tel: 852-2401-1200
Fax: 852-2401-3431

**Australia - Sydney**
Tel: 61-2-9868-6733
Fax: 61-2-9868-6755

**China - Beijing**
Tel: 86-10-8569-7000
Fax: 86-10-8528-2104

**China - Chengdu**
Tel: 86-28-8665-5511
Fax: 86-28-8665-7889

**China - Chongqing**
Tel: 86-23-8980-9588
Fax: 86-23-8980-9500

**China - Hangzhou**
Tel: 86-571-2819-3187
Fax: 86-571-2819-3189

**China - Hong Kong SAR**
Tel: 852-2943-5100
Fax: 852-2401-3431

**China - Nanjing**
Tel: 86-25-8473-2460
Fax: 86-25-8473-2470

**China - Qingdao**
Tel: 86-532-8502-7355
Fax: 86-532-8502-7205

**China - Shanghai**
Tel: 86-21-5407-5533
Fax: 86-21-5407-5066

**China - Shenyang**
Tel: 86-24-2334-2829
Fax: 86-24-2334-2393

**China - Shenzhen**
Tel: 86-755-8864-2200
Fax: 86-755-8203-1760

**China - Wuhan**
Tel: 86-27-5980-5300
Fax: 86-27-5980-5118

**China - Xian**
Tel: 86-29-8833-7252
Fax: 86-29-8833-7256

**China - Xiemen**
Tel: 86-592-2388138
Fax: 86-592-2388130

**China - Zhuhai**
Tel: 86-756-3210040
Fax: 86-756-3210049

### ASIA/PACIFIC

**India - Bangalore**
Tel: 91-80-3090-4444
Fax: 91-80-3090-4123

**India - New Delhi**
Tel: 91-11-4160-8631
Fax: 91-11-4160-8632

**India - Pune**
Tel: 91-20-2566-1512
Fax: 91-20-2566-1513

**Japan - Osaka**
Tel: 81-6-6152-7160
Fax: 81-6-6152-9310

**Japan - Tokyo**
Tel: 81-3-6880-3770
Fax: 81-3-6880-3771

**Korea - Daegu**
Tel: 82-53-744-4301
Fax: 82-53-744-4302

**Korea - Seoul**
Tel: 82-2-554-7200
Fax: 82-2-558-5932 or 82-2-558-5934

**Malaysia - Kuala Lumpur**
Tel: 60-3-6201-9857
Fax: 60-3-6201-9859

**Malaysia - Penang**
Tel: 60-4-227-8870
Fax: 60-4-227-4068

**Philippines - Manila**
Tel: 63-2-634-9065
Fax: 63-2-634-9069

**Singapore**
Tel: 65-6334-8870
Fax: 65-6334-8850

**Taiwan - Hsin Chu**
Tel: 886-3-5778-366
Fax: 886-3-5770-955

**Taiwan - Kaohsiung**
Tel: 886-7-213-7828
Fax: 886-7-330-9305

**Taiwan - Taipei**
Tel: 886-2-2509-8600
Fax: 886-2-2508-0102

**Thailand - Bangkok**
Tel: 66-2-964-1351
Fax: 66-2-964-1350

### EUROPE

**Austria - Wels**
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

**Denmark - Copenhagen**
Tel: 45-4450-2828
Fax: 45-4485-2829

**France - Paris**
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

**Germany - Munich**
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

**Italy - Milan**
Tel: 39-0331-742611
Fax: 39-0331-466781

**Netherlands - Drunen**
Tel: 31-416-690399
Fax: 31-416-690340

**Spain - Madrid**
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

**UK - Wokingham**
Tel: 44-118-921-5869
Fax: 44-118-921-5820