MCP4901/4911/4921

8/10/12-Bit Voltage Output Digital-to-Analog Converter with SPI Interface

Features

- MCP4901: 8-Bit Voltage Output DAC
- MCP4911: 10-Bit Voltage Output DAC
- MCP4921: 12-Bit Voltage Output DAC
- Rail-to-Rail Output
- SPI Interface with 20 MHz Clock Support
- Simultaneous Latching of the DAC Output with LDAC Pin
- Fast Settling Time of 4.5 µs
- Selectable Unity or 2x Gain Output
- External Voltage Reference Input
- External Multiplier Mode
- 2.7V to 5.5V Single-Supply Operation
- Extended Temperature Range: -40°C to +125°C

Applications

- Set Point or Offset Trimming
- Precision Selectable Voltage Reference
- Motor Control Feedback Loop
- Digitally-Controlled Multiplier/Divider
- Calibration of Optical Communication Devices

Related Products

<table>
<thead>
<tr>
<th>P/N</th>
<th>Resolution</th>
<th>No. of Channels</th>
<th>Voltage Reference (VREF)</th>
</tr>
</thead>
<tbody>
<tr>
<td>MCP4801</td>
<td>8</td>
<td>1</td>
<td>Internal (2.048V)</td>
</tr>
<tr>
<td>MCP4811</td>
<td>10</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>MCP4821</td>
<td>12</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>MCP4802</td>
<td>8</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>MCP4812</td>
<td>10</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>MCP4822</td>
<td>12</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>MCP4901</td>
<td>8</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>MCP4911</td>
<td>10</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>MCP4921</td>
<td>12</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>MCP4902</td>
<td>8</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>MCP4912</td>
<td>10</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>MCP4922</td>
<td>12</td>
<td>2</td>
<td></td>
</tr>
</tbody>
</table>

Note: The products listed here have similar AC/DC performances.

Description

The MCP4901/4911/4921 devices are single channel 8-bit, 10-bit and 12-bit buffered voltage output Digital-to-Analog Converters (DACs), respectively. The devices operate from a single 2.7V to 5.5V supply with an SPI compatible Serial Peripheral Interface. The user can configure the full-scale range of the device to be VREF or 2*VREF by setting the gain selection option bit (gain of 1 of 2).

The user can shut down the device by setting the Configuration Register bit. In Shutdown mode, most of the internal circuits are turned off for power savings, and the output amplifier is configured to present a known high resistance output load (500 kΩ, typical).

The devices include double-buffered registers, allowing synchronous updates of the DAC output using the LDAC pin. These devices also incorporate a Power-on Reset (POR) circuit to ensure reliable power-up.

The devices utilize a resistive string architecture, with its inherent advantages of low Differential Non-Linearity (DNL) error and fast settling time. These devices are specified over the extended temperature range (+125°C).

The devices provide high accuracy and low noise performance for consumer and industrial applications where calibration or compensation of signals (such as temperature, pressure and humidity) are required.

The MCP4901/4911/4921 devices are available in the PDIP, SOIC, MSOP and DFN packages.

Package Types

<table>
<thead>
<tr>
<th>8-Pin PDIP, SOIC, MSOP</th>
<th>DFN-8 (2x3)*</th>
</tr>
</thead>
<tbody>
<tr>
<td>VDD</td>
<td>1</td>
</tr>
<tr>
<td>CS</td>
<td>2</td>
</tr>
<tr>
<td>SCK</td>
<td>3</td>
</tr>
<tr>
<td>SDI</td>
<td>4</td>
</tr>
<tr>
<td>VOUT</td>
<td>5</td>
</tr>
<tr>
<td>VSS</td>
<td>6</td>
</tr>
<tr>
<td>VREF</td>
<td>7</td>
</tr>
<tr>
<td>EP</td>
<td>8</td>
</tr>
<tr>
<td>LDAC</td>
<td>9</td>
</tr>
</tbody>
</table>

MCP4901: 8-bit single DAC
MCP4911: 10-bit single DAC
MCP4921: 12-bit single DAC

* Includes Exposed Thermal Pad (EP); see Table 3-1.
1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

- **VDD**: 6.5V
- All inputs and outputs w.r.t **VSS**: -0.3V to **VDD** +0.3V
- Current at Input Pins: ±2 mA
- Current at Supply Pins: ±50 mA
- Current at Output Pins: ±25 mA
- Storage temperature: -65°C to +150°C
- Ambient temp. with power applied: -55°C to +125°C
- ESD protection on all pins: ≥ 4 kV (HBM), ≥ 400V (MM)
- Maximum Junction Temperature (TJ): +150°C

† Notice: Stresses above those listed under “Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Sym</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power Requirements</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Operating Voltage</td>
<td><strong>VDD</strong></td>
<td>2.7</td>
<td>—</td>
<td>5.5</td>
<td>µA</td>
<td><strong>VDD</strong> = 5V</td>
</tr>
<tr>
<td>Supply Current</td>
<td><strong>I_DD</strong></td>
<td>—</td>
<td>175</td>
<td>350</td>
<td>µA</td>
<td><strong>VDD</strong> = 3V</td>
</tr>
<tr>
<td></td>
<td></td>
<td>—</td>
<td>125</td>
<td>250</td>
<td>µA</td>
<td><strong>VREF</strong> input is unbuffered, all digital inputs are grounded, all analog outputs (VOUT) are unloaded. Code = 0x00h</td>
</tr>
<tr>
<td>Software Shutdown Current</td>
<td><strong>I_SHDN_SW</strong></td>
<td>—</td>
<td>3.3</td>
<td>6</td>
<td>µA</td>
<td>Power-on Reset circuit remains on</td>
</tr>
<tr>
<td>Power-On-Reset Threshold</td>
<td><strong>V_POR</strong></td>
<td>—</td>
<td>2.0</td>
<td>—</td>
<td>V</td>
<td></td>
</tr>
</tbody>
</table>

**DC Accuracy**

**MCP4901**

| Parameters                              | n   |     |     |     |       |          |
| Resolution                              | 8   | —   | —   | —   | Bits   |          |
| INL Error                               | INL | -1  | ±0.125 | 1 | LSb   | Note 1   |
| DNL                                     | DNL | -0.5 | ±0.1 | +0.5 | LSb   | Note 1   |

**MCP4911**

| Resolution                              | n   |     |     |     | Bits   |          |
| Resolution                              | 10  | —   | —   | —   | Bits   |          |
| INL Error                               | INL | -3.5 | ±0.5 | 3.5 | LSb   | Note 1   |
| DNL                                     | DNL | -0.5 | ±0.1 | +0.5 | LSb   | Note 1   |

**MCP4921**

| Resolution                              | n   |     |     |     | Bits   |          |
| Resolution                              | 12  | —   | —   | —   | Bits   |          |
| INL Error                               | INL | -12 | ±2  | 12  | LSb   | Note 1   |
| DNL                                     | DNL | -0.75 | ±0.2 | +0.75 | LSb   | Note 1   |

Note 1: Guaranteed monotonic by design over all codes.

2: This parameter is ensured by design, and not 100% tested.
### Electrical Characteristics (continued)

#### Electrical Specifications

Unless otherwise indicated, $V_{DD} = 5\text{V}$, $V_{SS} = 0\text{V}$, $V_{REF} = 2.048\text{V}$. Output Buffer Gain (G) = 2x, $R_L = 5\text{k}\Omega$ to GND, $C_L = 100\text{ pF}$, $T_A = -40$ to $+85^{\circ}\text{C}$. Typical values are at $+25^{\circ}\text{C}$.

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Sym</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Offset Error</td>
<td>$V_{OS}$</td>
<td>—</td>
<td>±0.02</td>
<td>1</td>
<td>% of FSR</td>
<td>Code = 0x000h</td>
</tr>
<tr>
<td>Offset Error Temperature Coefficient</td>
<td>$V_{OS}/^{\circ}\text{C}$</td>
<td>—</td>
<td>0.16</td>
<td>—</td>
<td>ppm/°C</td>
<td>-45°C to 25°C</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>—</td>
<td>-0.44</td>
<td>ppm/°C</td>
<td>+25°C to 85°C</td>
</tr>
<tr>
<td>Gain Error</td>
<td>$g_E$</td>
<td>—</td>
<td>-0.10</td>
<td>1</td>
<td>% of FSR</td>
<td>Code = 0x7FFFh, not including offset error</td>
</tr>
<tr>
<td>Gain Error Temperature Coefficient</td>
<td>$\Delta G/^{\circ}\text{C}$</td>
<td>—</td>
<td>-3</td>
<td>—</td>
<td>ppm/°C</td>
<td></td>
</tr>
</tbody>
</table>

#### Input Amplifier (V$_{\text{REF}}$ Input)

| Input Range – Buffered Mode                   | $V_{\text{REF}}$ | 0.040 | —    | $V_{DD} - 0.040$ | $V$ | Note 2
|                                               |                  |      |      |                |    | Code = 2048
| Input Range – Unbuffered Mode                 | $V_{\text{REF}}$ | 0    | —    | $V_{DD}$       | $V$ | $V_{\text{REF}} = 0.2\text{ Vp-p, }f = 100\text{ Hz and }1\text{ kHz}$ |
| Input Impedance                               | $R_{\text{VREF}}$ | —    | 165  | —    | kΩ      | Unbuffered Mode                                 |
| Input Capacitance – Unbuffered Mode           | $C_{\text{VREF}}$ | —    | 7    | —    | pF      |                                                 |
| Multiplier Mode – -3 dB Bandwidth             | $f_{\text{VREF}}$ | —    | 450  | —    | kHz    | $V_{\text{REF}} = 2.5V \pm 0.2\text{Vp-p, Unbuffered, }G = 1$ |
|                                               | $f_{\text{VREF}}$ | —    | 400  | —    | kHz    | $V_{\text{REF}} = 2.5V \pm 0.2\text{ Vp-p, Unbuffered, }G = 2$ |
| Multiplier Mode – Total Harmonic Distortion   | $\text{THD}_{\text{VREF}}$ | —    | -73  | —    | dB     | $V_{\text{REF}} = 2.5V \pm 0.2\text{ Vp-p, Frequency } = 1\text{ kHz}$ |

#### Output Amplifier

| Output Swing                                  | $V_{\text{OUT}}$ | —    | 0.01 to $V_{\text{DD}} - 0.04$ | —    | $V$ | Accuracy is better than 1 LSb for $V_{\text{OUT}} = 10\text{ mV to } (V_{\text{DD}} - 40\text{ mV})$ |
| Phase Margin                                  | $\varnothing m$ | —    | 66   | —    | Degrees | |
| Slew Rate                                     | $SR$             | —    | 0.55 | —    | V/µs     | |
| Short Circuit Current                         | $I_{\text{SC}}$ | —    | 15   | 24   | mA       | |
| Settling Time                                 | $t_{\text{settling}}$ | —    | 4.5  | —    | µs       | Within 1/2 LSB of final value from 1/4 to 3/4 full-scale range |

#### Dynamic Performance (Note 2)

| DAC-to-DAC Crosstalk                          | —    | 10   | —    | nV-s  | |
| Major Code Transition Glitch                  | —    | 45   | —    | nV-s  | 1 LSB change around major carry (01111...1111 to 10000...0000) |
| Digital Feedthrough                           | —    | 10   | —    | nV-s  | |
| Analog Crosstalk                              | —    | 10   | —    | nV-s  | |

**Note 1:** Guaranteed monotonic by design over all codes.

**Note 2:** This parameter is ensured by design, and not 100% tested.
### ELECTRICAL CHARACTERISTIC WITH EXTENDED TEMPERATURE

**Electrical Specifications:** Unless otherwise indicated, $V_{DD} = 5V$, $V_{SS} = 0V$, $V_{REF} = 2.048V$, Output Buffer Gain $(G) = 2x$, $R_I = 5 \, k\Omega$ to GND, $C_L = 100 \, pF$. Typical values are at +125°C by characterization or simulation.

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Sym</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power Requirements</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Input Voltage</td>
<td>$V_{DD}$</td>
<td>2.7</td>
<td>—</td>
<td>5.5</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Input Current</td>
<td>$I_{DD}$</td>
<td>—</td>
<td>200</td>
<td>—</td>
<td>$\mu A$</td>
<td>$V_{REF}$ input is unbuffered, all digital inputs are grounded, all analog outputs (VOUT) are unloaded. Code = 0x000h</td>
</tr>
<tr>
<td>Software Shutdown Current</td>
<td>$I_{SHDN_SW}$</td>
<td>—</td>
<td>5</td>
<td>—</td>
<td>$\mu A$</td>
<td></td>
</tr>
<tr>
<td>Power-on Reset Threshold</td>
<td>$V_{POR}$</td>
<td>—</td>
<td>1.85</td>
<td>—</td>
<td>$V$</td>
<td></td>
</tr>
<tr>
<td>DC Accuracy</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>MCP4901</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Resolution</td>
<td>$n$</td>
<td>8</td>
<td>—</td>
<td>—</td>
<td>Bits</td>
<td></td>
</tr>
<tr>
<td>INL Error</td>
<td>INL</td>
<td>±0.25</td>
<td></td>
<td></td>
<td>LSb</td>
<td></td>
</tr>
<tr>
<td>DNL</td>
<td>DNL</td>
<td>±0.2</td>
<td></td>
<td></td>
<td>LSb</td>
<td>Note 1</td>
</tr>
<tr>
<td><strong>MCP4911</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Resolution</td>
<td>$n$</td>
<td>10</td>
<td>—</td>
<td>—</td>
<td>Bits</td>
<td></td>
</tr>
<tr>
<td>INL Error</td>
<td>INL</td>
<td>±1</td>
<td></td>
<td></td>
<td>LSb</td>
<td></td>
</tr>
<tr>
<td>DNL</td>
<td>DNL</td>
<td>±0.2</td>
<td></td>
<td></td>
<td>LSb</td>
<td>Note 1</td>
</tr>
<tr>
<td><strong>MCP4921</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Resolution</td>
<td>$n$</td>
<td>12</td>
<td>—</td>
<td>—</td>
<td>Bits</td>
<td></td>
</tr>
<tr>
<td>INL Error</td>
<td>INL</td>
<td>±4</td>
<td></td>
<td></td>
<td>LSb</td>
<td></td>
</tr>
<tr>
<td>DNL</td>
<td>DNL</td>
<td>±0.25</td>
<td></td>
<td></td>
<td>LSb</td>
<td>Note 1</td>
</tr>
<tr>
<td>Offset Error</td>
<td>$V_{OS}$</td>
<td>—</td>
<td>±0.02</td>
<td>—</td>
<td>% of FSR</td>
<td>Code = 0x000h</td>
</tr>
<tr>
<td>Offset Error Temperature Coefficient</td>
<td>$V_{OS}/^\circ C$</td>
<td>—</td>
<td>-5</td>
<td>—</td>
<td>ppm/°C</td>
<td>+25°C to +125°C</td>
</tr>
<tr>
<td>Gain Error</td>
<td>$g_E$</td>
<td>—</td>
<td>-0.10</td>
<td>—</td>
<td>% of FSR</td>
<td>Code = 0xFFFh, not including offset error</td>
</tr>
<tr>
<td>Gain Error Temperature Coefficient</td>
<td>$\Delta G/^\circ C$</td>
<td>—</td>
<td>-3</td>
<td>—</td>
<td>ppm/°C</td>
<td></td>
</tr>
<tr>
<td>Input Amplifier (VREF Input)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Input Range – Buffered Mode</td>
<td>$V_{REF}$</td>
<td>—</td>
<td>0.040 to $V_{DD}$ - 0.040</td>
<td>—</td>
<td>$V$</td>
<td>Note 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Code = 2048, $V_{REF} = 0.2 , Vp-p, f = 100 , Hz$ and $1 , kHz$</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Input Range – Unbuffered Mode</td>
<td>$V_{REF}$</td>
<td>0</td>
<td>—</td>
<td>$V_{DD}$</td>
<td>$V$</td>
<td></td>
</tr>
<tr>
<td>Input Impedance</td>
<td>$R_{VREF}$</td>
<td>—</td>
<td>174</td>
<td>—</td>
<td>$k\Omega$</td>
<td>Unbuffered Mode</td>
</tr>
<tr>
<td>Input Capacitance – Unbuffered Mode</td>
<td>$C_{VREF}$</td>
<td>—</td>
<td>7</td>
<td>—</td>
<td>pF</td>
<td></td>
</tr>
<tr>
<td>Multiplying Mode -3 dB Bandwidth</td>
<td>$f_{VREF}$</td>
<td>—</td>
<td>450</td>
<td>—</td>
<td>kHz</td>
<td>$V_{REF} = 2.5V \pm 0.1 , Vp-p$, Unbuffered, $G = 1x$</td>
</tr>
<tr>
<td></td>
<td>$f_{VREF}$</td>
<td>—</td>
<td>400</td>
<td>—</td>
<td>kHz</td>
<td>$V_{REF} = 2.5V \pm 0.1 , Vp-p$, Unbuffered, $G = 2x$</td>
</tr>
</tbody>
</table>

**Note 1:** Guaranteed monotonic by design over all codes.

**Note 2:** This parameter is ensured by design, and not 100% tested.
### ELECTRICAL CHARACTERISTIC WITH EXTENDED TEMPERATURE (CONTINUED)

Electrical Specifications: Unless otherwise indicated, $V_{DD} = 5V$, $V_{SS} = 0V$, $V_{REF} = 2.048V$, Output Buffer Gain ($G$) = $2x$, $R_L = 5 \, k\Omega$ to GND, $C_L = 100 \, pF$. Typical values are at $+125^\circ C$ by characterization or simulation.

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Sym</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Multiplying Mode - Total</td>
<td>THDVREF</td>
<td></td>
<td></td>
<td></td>
<td>dB</td>
<td>$V_{REF} = 2.5V \pm 0.1V_{pp}$, Frequency = 1 kHz</td>
</tr>
<tr>
<td>Harmonic Distortion</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Output Amplifier</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Output Swing</td>
<td>$V_{OUT}$</td>
<td></td>
<td></td>
<td></td>
<td>V</td>
<td>Accuracy is better than 1 LSb for $V_{OUT} = 10 , mV$ to $(V_{DD} - 40 , mV)$</td>
</tr>
<tr>
<td>Phase Margin</td>
<td>$\Theta_m$</td>
<td></td>
<td></td>
<td></td>
<td>Degrees</td>
<td></td>
</tr>
<tr>
<td>Slew Rate</td>
<td>SR</td>
<td></td>
<td></td>
<td></td>
<td>V/µs</td>
<td></td>
</tr>
<tr>
<td>Short Circuit Current</td>
<td>$I_{SC}$</td>
<td></td>
<td></td>
<td></td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>Settling Time</td>
<td>$t_{settling}$</td>
<td></td>
<td></td>
<td></td>
<td>µs</td>
<td>Within 1/2 LSB of final value from 1/4 to 3/4 full-scale range</td>
</tr>
<tr>
<td>Dynamic Performance (Note 2)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Note 1:** Guaranteed monotonic by design over all codes.

**Note 2:** This parameter is ensured by design, and not 100% tested.
AC CHARACTERISTICS (SPI TIMING SPECIFICATIONS)

Electrical Specifications: Unless otherwise indicated, $V_{DD}=2.7V - 5.5V$, $T_A=-40$ to $+125^\circ C$.
Typical values are at $+25^\circ C$.

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Sym</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Schmitt Trigger High Level Input Voltage</td>
<td>$V_{IH}$</td>
<td>0.7 $V_{DD}$</td>
<td>—</td>
<td>—</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Input Voltage (All digital input pins)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Schmitt Trigger Low Level Input Voltage</td>
<td>$V_{IL}$</td>
<td>—</td>
<td>—</td>
<td>0.2 $V_{DD}$</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Voltage (All digital input pins)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Hysteresis of Schmitt Trigger Inputs</td>
<td>$V_{HYS}$</td>
<td>—</td>
<td>0.05 $V_{DD}$</td>
<td>—</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Input Leakage Current</td>
<td>$I_{LEAKAGE}$</td>
<td>-1</td>
<td>—</td>
<td>1 $\mu A$</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Digital Pin Capacitance (All inputs/outputs)</td>
<td>$C_{IN}$, $C_{OUT}$</td>
<td>—</td>
<td>10</td>
<td>—</td>
<td>pF</td>
<td></td>
</tr>
<tr>
<td>Clock Frequency</td>
<td>$F_{CLK}$</td>
<td>—</td>
<td>—</td>
<td>20 MHz</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Clock High Time</td>
<td>$t_{HI}$</td>
<td>15</td>
<td>—</td>
<td>—</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>Clock Low Time</td>
<td>$t_{LO}$</td>
<td>15</td>
<td>—</td>
<td>—</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>CS Fall to First Rising CLK Edge</td>
<td>$t_{CSSR}$</td>
<td>40</td>
<td>—</td>
<td>—</td>
<td>ns</td>
<td>Applies only when CS falls with CLK high (Note 1)</td>
</tr>
<tr>
<td>Data Input Setup Time</td>
<td>$t_{SU}$</td>
<td>15</td>
<td>—</td>
<td>—</td>
<td>ns</td>
<td>Note 1</td>
</tr>
<tr>
<td>Data Input Hold Time</td>
<td>$t_{HD}$</td>
<td>10</td>
<td>—</td>
<td>—</td>
<td>ns</td>
<td>Note 1</td>
</tr>
<tr>
<td>SCK Rise to CS Rise Hold Time</td>
<td>$t_{CHS}$</td>
<td>15</td>
<td>—</td>
<td>—</td>
<td>ns</td>
<td>Note 1</td>
</tr>
<tr>
<td>CS High Time</td>
<td>$t_{CSH}$</td>
<td>15</td>
<td>—</td>
<td>—</td>
<td>ns</td>
<td>Note 1</td>
</tr>
<tr>
<td>LDAC Pulse Width</td>
<td>$t_{LD}$</td>
<td>100</td>
<td>—</td>
<td>—</td>
<td>ns</td>
<td>Note 1</td>
</tr>
<tr>
<td>LDAC Setup Time</td>
<td>$t_{LS}$</td>
<td>40</td>
<td>—</td>
<td>—</td>
<td>ns</td>
<td>Note 1</td>
</tr>
<tr>
<td>SCK Idle Time before CS Fall</td>
<td>$t_{IDLE}$</td>
<td>40</td>
<td>—</td>
<td>—</td>
<td>ns</td>
<td>Note 1</td>
</tr>
</tbody>
</table>

Note 1: This parameter is ensured by design and not 100% tested.

FIGURE 1-1: SPI Input Timing Data.
### TEMPERATURE CHARACTERISTICS

**Electrical Specifications:** Unless otherwise indicated, \( V_{DD} = +2.7 \) \( \text{V} \) to \( +5.5 \text{V} \), \( V_{SS} = \text{GND} \).

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Sym</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Temperature Ranges</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Specified Temperature Range</td>
<td>( T_A )</td>
<td>-40</td>
<td>—</td>
<td>+125</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>Operating Temperature Range</td>
<td>( T_A )</td>
<td>-40</td>
<td>—</td>
<td>+125</td>
<td>°C</td>
<td><strong>Note 1</strong></td>
</tr>
<tr>
<td>Storage Temperature Range</td>
<td>( T_A )</td>
<td>-65</td>
<td>—</td>
<td>+150</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td><strong>Thermal Package Resistances</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Thermal Resistance, 8L-DFN (2 x 3)</td>
<td>( \theta_{JA} )</td>
<td>—</td>
<td>68</td>
<td>—</td>
<td>°C/W</td>
<td></td>
</tr>
<tr>
<td>Thermal Resistance, 8L-PDIP</td>
<td>( \theta_{JA} )</td>
<td>—</td>
<td>90</td>
<td>—</td>
<td>°C/W</td>
<td></td>
</tr>
<tr>
<td>Thermal Resistance, 8L-SOIC</td>
<td>( \theta_{JA} )</td>
<td>—</td>
<td>150</td>
<td>—</td>
<td>°C/W</td>
<td></td>
</tr>
<tr>
<td>Thermal Resistance, 8L-MSOP</td>
<td>( \theta_{JA} )</td>
<td>—</td>
<td>211</td>
<td>—</td>
<td>°C/W</td>
<td></td>
</tr>
</tbody>
</table>

**Note 1:** The MCP4901/4911/4921 devices operate over this extended temperature range, but with reduced performance. Operation in this range must not cause \( T_J \) to exceed the maximum junction temperature of 150°C.
2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated, $T_A = +25^\circ$C, $V_{DD} = 5V$, $V_{SS} = 0V$, $V_{REF} = 2.048V$, Gain = 2x, $R_L = 5 \text{k}\Omega$, $C_L = 100 \text{ pF}$.

**FIGURE 2-1:** DNL vs. Code (MCP4921).

**FIGURE 2-2:** DNL vs. Code and Temperature (MCP4921).

**FIGURE 2-3:** DNL vs. Code and $V_{REF}$ Gain=1 (MCP4921).

**FIGURE 2-4:** Absolute DNL vs. Temperature (MCP4921).

**FIGURE 2-5:** Absolute DNL vs. Voltage Reference (MCP4921).

**FIGURE 2-6:** INL vs. Code and Temperature (MCP4921).
Note: Unless otherwise indicated, $T_A = +25^\circ C$, $V_{DD} = 5V$, $V_{SS} = 0V$, $V_{REF} = 2.048V$, $Gain = 2$, $R_L = 5 \, k\Omega$, $C_L = 100 \, pF$.

FIGURE 2-7: Absolute INL vs. Temperature (MCP4921).

FIGURE 2-8: Absolute INL vs. $V_{REF}$ (MCP4921).

FIGURE 2-9: INL vs. Code and $V_{REF}$ (MCP4921).

FIGURE 2-10: INL vs. Code (MCP4921).

FIGURE 2-11: DNL vs. Code and Temperature (MCP4911).

FIGURE 2-12: INL vs. Code and Temperature (MCP4911).

Note: Single device graph (Figure 2-10) for illustration of 64 code effect.
Note: Unless otherwise indicated, \( T_A = +25^\circ C \), \( V_{DD} = 5V \), \( V_{SS} = 0V \), \( V_{REF} = 2.048V \), Gain = 2, \( R_L = 5 \, k\Omega \), \( C_L = 100 \, pF \).

**FIGURE 2-13:** DNL vs. Code and Temperature (MCP4901).

**FIGURE 2-14:** INL vs. Code and Temperature (MCP4901).

**FIGURE 2-15:** \( I_{DD} \) vs. Temperature and \( V_{DD} \).

**FIGURE 2-16:** \( I_{DD} \) Histogram (\( V_{DD} = 2.7V \)).

**FIGURE 2-17:** \( I_{DD} \) Histogram (\( V_{DD} = 5.0V \)).
Note: Unless otherwise indicated, $T_A = +25^\circ C$, $V_{DD} = 5V$, $V_{SS} = 0V$, $V_{REF} = 2.048V$, Gain = 2, $R_L = 5 \, k\Omega$, $C_L = 100 \, pF$.

**FIGURE 2-18:** Shutdown Current vs. Temperature and $V_{DD}$.

**FIGURE 2-19:** Offset Error vs. Temperature and $V_{DD}$.

**FIGURE 2-20:** Gain Error vs. Temperature and $V_{DD}$.

**FIGURE 2-21:** $V_{IN}$ High Threshold vs. Temperature and $V_{DD}$.

**FIGURE 2-22:** $V_{IN}$ Low Threshold vs. Temperature and $V_{DD}$.
Note: Unless otherwise indicated, $T_A = +25^\circ C$, $V_{DD} = 5V$, $V_{SS} = 0V$, $V_{REF} = 2.048V$, Gain = 2, $R_L = 5 \, \text{k}\Omega$, $C_L = 100 \, \text{pF}$.
Note: Unless otherwise indicated, $T_A = +25^\circ C$, $V_{DD} = 5V$, $V_{SS} = 0V$, $V_{REF} = 2.048V$, Gain = 2, $R_L = 5 \, k\Omega$, $C_L = 100 \, pF$. 

FIGURE 2-29: $V_{OUT}$ Rise Time

FIGURE 2-30: $V_{OUT}$ Fall Time

FIGURE 2-31: $V_{OUT}$ Rise Time

FIGURE 2-32: $V_{OUT}$ Rise Time

FIGURE 2-33: $V_{OUT}$ Rise Time Exit Shutdown

FIGURE 2-34: PSRR vs. Frequency
Note: Unless otherwise indicated, $T_A = +25^\circ C$, $V_{DD} = 5V$, $V_{SS} = 0V$, $V_{REF} = 2.50V$, Gain = 2, $R_L = 5 \, k\Omega$, $C_L = 100 \, pF$.

**FIGURE 2-35:** Multiplier Mode Bandwidth.

**FIGURE 2-36:** -3 db Bandwidth vs. Worst Codes.

**FIGURE 2-37:** Phase Shift.

Figure 2-35 calculation:
Attenuation (dB) = 20 log ($V_{OUT}/V_{REF}$) – 20 log ($G(D/4096)$)
3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.

### TABLE 3-1: PIN FUNCTION TABLE

<table>
<thead>
<tr>
<th>PDIP, MSOP, SOIC</th>
<th>DFN</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>V_DD</td>
<td>Supply Voltage Input (2.7V to 5.5V)</td>
</tr>
<tr>
<td>2</td>
<td>2</td>
<td><em>CS</em></td>
<td>Chip Select Input</td>
</tr>
<tr>
<td>3</td>
<td>3</td>
<td>SCK</td>
<td>Serial Clock Input</td>
</tr>
<tr>
<td>4</td>
<td>4</td>
<td>SDI</td>
<td>Serial Data Input</td>
</tr>
<tr>
<td>5</td>
<td>5</td>
<td><em>LDAC</em></td>
<td>DAC Output Synchronization Input. This pin is used to transfer the input register (DAC settings) to the output register (V_OUT)</td>
</tr>
<tr>
<td>6</td>
<td>6</td>
<td>V_REF</td>
<td>Voltage Reference Input</td>
</tr>
<tr>
<td>7</td>
<td>7</td>
<td>V_SS</td>
<td>Ground reference point for all circuitry on the device</td>
</tr>
<tr>
<td>8</td>
<td>8</td>
<td>V_OUT</td>
<td>DAC Analog Output</td>
</tr>
<tr>
<td>—</td>
<td>9</td>
<td>EP</td>
<td>Exposed Thermal Pad. This pad must be connected to V_SS in application</td>
</tr>
</tbody>
</table>

3.1 Supply Voltage Pins (V_DD, V_SS)

V_DD is the positive supply voltage input pin. The input supply voltage is relative to V_SS and can range from 2.7V to 5.5V. The power supply at the V_DD pin should be as clean as possible for good DAC performance. It is recommended to use an appropriate bypass capacitor of about 0.1 µF (ceramic) to ground. An additional 10 µF capacitor (tantalum) in parallel is also recommended to further attenuate high-frequency noise present in application boards.

V_SS is the analog ground pin and the current return path of the device. The user must connect the V_SS pin to a ground plane through a low-impedance connection. If an analog ground path is available in the application Printed Circuit Board (PCB), it is highly recommended that the V_SS pin be tied to the analog ground plane or isolated within an analog ground plane of the circuit board.

3.2 Chip Select (_CS_)

_CS_ is the chip select input, which requires an active-low signal to enable serial clock and data functions.

3.3 Serial Clock Input (SCK)

SCK is the SPI compatible serial clock input.

3.4 Serial Data Input (SDI)

SDI is the SPI compatible serial data input.

3.5 Latch DAC Input (_LDAC_)

The _LDAC_ (latch DAC synchronization input) pin is used to transfer the input latch register to the DAC register (output latches, V_OUT). When this pin is low, V_OUT is updated with input register content. This pin can be tied to low (V_SS) if the V_OUT update is desired at the rising edge of the _CS_ pin. This pin can be driven by an external control device such as an MCU I/O pin.

3.6 Analog Output (V_OUT)

V_OUT is the DAC analog output pin. The DAC output has an output amplifier. The full-scale range of the DAC output is from V_SS to G*V_REF, where G is the gain selection option (1x or 2x). The DAC analog output cannot go higher than the supply voltage (V_DD).

3.7 Voltage Reference Input (V_REF)

V_REF is the voltage reference input for the device. The reference on this pin is utilized to set the reference voltage on the string DAC. The input voltage can range from V_SS to V_DD. This pin can be tied to VDD.

3.8 Exposed Thermal Pad (EP)

There is an internal electrical connection between the Exposed Thermal Pad (EP) and the V_SS pin. They must be connected to the same potential on the PCB.
4.0 GENERAL OVERVIEW

The MCP4901, MCP4911 and MCP4921 are single channel voltage output 8-bit, 10-bit and 12-bit DAC devices, respectively. These devices include a V_REF input buffer, a rail-to-rail output amplifier, shutdown and reset management circuitry. The devices use an SPI serial communication interface and operate with a single-supply voltage from 2.7V to 5.5V.

The DAC input coding of these devices is straight binary. Equation 4-1 shows the DAC analog output voltage calculation.

EQUATION 4-1: ANALOG OUTPUT VOLTAGE (V_{OUT})

\[ V_{OUT} = \frac{V_{REF} \times D_n}{2^n} \times G \]

Where:
- \( V_{REF} = \) External voltage reference
- \( D_n = \) DAC input code
- \( G = \) Gain Selection
  - 2 for \(<GA\> = 0\)
  - 1 for \(<GA\> = 1\)
- \( n = \) DAC Resolution
  - 8 for MCP4901
  - 10 for MCP4911
  - 12 for MCP4912

The ideal output range of each device is:

- **MCP4901 (n = 8)**
  - (a) 0V to 255/256\*V_{REF} when gain setting = 1x.
  - (b) 0V to 255/256\*2\*V_{REF} when gain setting = 2x.

- **MCP4911 (n = 10)**
  - (a) 0V to 1023/1024\*V_{REF} when gain setting = 1x.
  - (b) 0V to 1023/1024\*2\*V_{REF} when gain setting = 2x.

- **MCP4921 (n = 12)**
  - (a) 0V to 4095/4096\*V_{REF} when gain setting = 1x.
  - (b) 0V to 4095/4096\*2\*V_{REF} when gain setting = 2x.

**TABLE 4-1: LSb OF EACH DEVICE**

<table>
<thead>
<tr>
<th>Device</th>
<th>Gain Selection</th>
<th>LSb Size</th>
</tr>
</thead>
<tbody>
<tr>
<td>MCP4901</td>
<td>1x</td>
<td>V_{REF}/256</td>
</tr>
<tr>
<td>(n = 8)</td>
<td>2x</td>
<td>(2*V_{REF})/256</td>
</tr>
<tr>
<td>MCP4911</td>
<td>1x</td>
<td>V_{REF}/1024</td>
</tr>
<tr>
<td>(n = 10)</td>
<td>2x</td>
<td>(2*V_{REF})/1024</td>
</tr>
<tr>
<td>MCP4921</td>
<td>1x</td>
<td>V_{REF}/4096</td>
</tr>
<tr>
<td>(n = 12)</td>
<td>2x</td>
<td>(2*V_{REF})/4096</td>
</tr>
</tbody>
</table>

where \( V_{REF} \) is the external voltage reference.

1 LSb is the ideal voltage difference between two successive codes. Table 4-1 illustrates the LSb calculation of each device.

4.1 DC Accuracy

4.1.1 INL ACCURACY

Integral Non-Linearity (INL) error is the maximum deviation between an actual code transition point and its corresponding ideal transition point, after offset and gain errors have been removed. The two endpoints (from 0x000 and 0xFFF) method is used for the calculation. Figure 4-1 shows the details.

A positive INL error represents transition(s) later than ideal. A negative INL error represents transition(s) earlier than ideal.

**FIGURE 4-1:** Example for INL Error.

4.1.2 DNL ACCURACY

A Differential Non-Linearity (DNL) error is the measure of variations in code widths from the ideal code width. A DNL error of zero indicates that every code is exactly 1 LSB wide.

Note: See the output swing voltage specification in Section 1.0 “Electrical Characteristics”.

© 2010 Microchip Technology Inc. DS22248A-page 19
4.1.3 OFFSET ERROR
An offset error is the deviation from zero voltage output when the digital input code is zero.

4.1.4 GAIN ERROR
A gain error is the deviation from the ideal output, $V_{REF} - 1$ LSB, excluding the effects of offset error.

4.2 Circuit Descriptions

4.2.1 OUTPUT AMPLIFIER
The DAC's output is buffered with a low-power, precision CMOS amplifier. This amplifier provides low offset voltage and low noise. The output stage enables the device to operate with output voltages close to the power supply rails. Refer to Section 1.0 “Electrical Characteristics” for the analog output voltage range and load conditions.

In addition to resistive load driving capability, the amplifier will also drive high capacitive loads without oscillation. The amplifier’s strong output allows $V_{OUT}$ to be used as a programmable voltage reference in a system.

Selecting a gain of 2 reduces the bandwidth of the amplifier in Multiplying mode. Refer to Section 1.0 “Electrical Characteristics” for the Multiplying mode bandwidth for given load conditions.

4.2.1.1 Programmable Gain Block
The rail-to-rail output amplifier has two configurable gain options: a gain of 1x ($<GA> = 1$) or a gain of 2x ($<GA> = 0$). The default value is a gain of 2x ($<GA> = 0$).

4.2.2 VOLTAGE REFERENCE AMPLIFIER
The input buffer amplifier for the MCP4901/4911/4921 devices provides low offset voltage and low noise. A Configuration bit for each DAC allows the $V_{REF}$ input to bypass the $V_{REF}$ input buffer amplifier, achieving Buffered or Unbuffered mode. Buffered mode provides a very high input impedance, with only minor limitations on the input range and frequency response. Unbuffered mode provides a wide input range (0V to $V_{DD}$), with a typical input impedance of 165 k$\Omega$ with 7 pF. Unbuffered mode ($<BUF> = 0$) is the default configuration.

4.2.3 POWER-ON RESET CIRCUIT
The internal Power-on Reset (POR) circuit monitors the power supply voltage ($V_{DD}$) during device operation. The circuit also ensures that the device powers up with high output impedance ($<SHDN> = 0$, typically 500 k$\Omega$). The devices will continue to have a high-impedance output until a valid write command is received, and the $\overline{LDAC}$ pin meets the input low threshold.

If the power supply voltage is less than the POR threshold ($V_{POR} = 2.0V$, typical), the device will be held in its Reset state. It will remain in that state until $V_{DD} > V_{POR}$ and a subsequent write command is received.

Figure 4-3 shows a typical power supply transient pulse and the duration required to cause a reset to occur, as well as the relationship between the duration and trip voltage. A 0.1 $\mu$F decoupling capacitor, mounted as close as possible to the $V_{DD}$ pin, can provide additional transient immunity.
4.2.4 SHUTDOWN MODE

The user can shut down the device by using a software command. During Shutdown mode, most of the internal circuits, including the output amplifier, are turned off for power savings. The serial interface remains active, thus allowing a write command to bring the device out of Shutdown mode. There will be no analog output at the V\textsubscript{OUT} pin, and the V\textsubscript{OUT} pin is internally switched to a known resistive load (500 kΩ, typical). Figure 4-4 shows the analog output stage during Shutdown mode.

The device will remain in Shutdown mode until it receives a write command with <SHDN> bit = 1 and the bit is latched into the device. When the device is changed from Shutdown to Active mode, the output settling time takes less than 10 µs, but more than the standard active mode settling time (4.5 µs).

![Figure 4-4: Output Stage for Shutdown Mode.](image-url)
5.0 SERIAL INTERFACE

5.1 Overview

The MCP4901/4911/4921 devices are designed to interface directly with the Serial Peripheral Interface (SPI) port, which is available on many microcontrollers and supports Mode 0,0 and Mode 1,1. Commands and data are sent to the device via the SDI pin, with data being clocked-in on the rising edge of SCK. The communications are unidirectional, thus the data cannot be read out of the MCP4901/4911/4921. The CS pin must be held low for the duration of a write command. The write command consists of 16 bits and is used to configure the DAC’s control and data latches. Register 5-1 through Register 5-3 detail the input register that is used to configure and load the DAC register for each device. Figure 5-1 through Figure 5-3 show the write command for each device.

Refer to Figure 1-1 and the SPI Timing Specifications Table for detailed input and output timing specifications for both Mode 0,0 and Mode 1,1 operation.

5.2 Write Command

The write command is initiated by driving the CS pin low, followed by clocking the four Configuration bits and the 12 data bits into the SDI pin on the rising edge of SCK. The CS pin is then raised, causing the data to be latched into the DAC’s input register.

The MCP4901/4911/4921 utilizes a double-buffered latch structure to allow the analog output to be synchronized with the LDAC pin, if desired.

By bringing the LDAC pin down to a low state, the content stored in the DAC’s input register is transferred into the DAC’s output register \(V_{OUT}\), and \(V_{OUT}\) is updated.

All writes to the MCP4901/4911/4921 devices are 16-bit words. Any clocks past the 16th clock will be ignored. The Most Significant 4 bits are Configuration bits. The remaining 12 bits are data bits. No data can be transferred into the device with CS high. This transfer will only occur if 16 clocks have been transferred into the device. If the rising edge of CS occurs prior to that, shifting of data into the input register will be aborted.
### REGISTER 5-1: WRITE COMMAND REGISTER FOR MCP4921 (12-BIT DAC)

<table>
<thead>
<tr>
<th>W-x</th>
<th>W-x</th>
<th>W-x</th>
<th>W-0</th>
<th>W-x</th>
<th>W-x</th>
<th>W-x</th>
<th>W-x</th>
<th>W-x</th>
<th>W-x</th>
<th>W-x</th>
<th>W-x</th>
<th>W-x</th>
<th>W-x</th>
<th>W-x</th>
<th>W-x</th>
<th>W-x</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>BUF</td>
<td>GA</td>
<td>SHDN</td>
<td>D11</td>
<td>D10</td>
<td>D9</td>
<td>D8</td>
<td>D7</td>
<td>D6</td>
<td>D5</td>
<td>D4</td>
<td>D3</td>
<td>D2</td>
<td>D1</td>
<td>D0</td>
<td></td>
</tr>
</tbody>
</table>

**Legend**

- **R** = Readable bit
- **W** = Writable bit
- **U** = Unimplemented bit, read as ‘0’
- **-n** = Value at POR
- **1** = bit is set
- **0** = bit is cleared
- **x** = bit is unknown

#### Bit Descriptions

- **bit 15**: Write to DAC register
  - 0 = Write to DAC register
  - 1 = Ignore this command

- **bit 14**: **BUF**: VREF Input Buffer Control bit
  - 1 = Buffered
  - 0 = Unbuffered

- **bit 13**: **GA**: Output Gain Selection bit
  - 1 = 1x (VOUT = VREF * D/4096)
  - 0 = 2x (VOUT = 2 * VREF * D/4096)

- **bit 12**: **SHDN**: Output Shutdown Control bit
  - 1 = Active mode operation. VOUT is available.
  - 0 = Shutdown the device. Analog output is not available. VOUT pin is connected to 500 kΩ (typical).

- **bit 11-0**: **D11:D0**: DAC Input Data bits. Bit x is ignored.
FIGURE 5-1: Write Command for MCP4921 (12-bit DAC).

FIGURE 5-2: Write Command for MCP4911 (10-bit DAC). Note: X are don’t care bits.

FIGURE 5-3: Write Command for MCP4901 (8-bit DAC). Note: X are don’t care bits.
6.0 TYPICAL APPLICATIONS

The MCP4901/4911/4921 family devices are general purpose DACs intended to be used in applications where precision with low-power and moderate bandwidth is required.

Applications generally suited for the devices are:

- Set Point or Offset Trimming
- Sensor Calibration
- Digitally-Controlled Multiplier/Divider
- Portable Instrumentation (Battery Powered)
- Motor Control Feedback Loop

6.1 Digital Interface

The MCP4901/4911/4921 devices utilize a 3-wire synchronous serial protocol to transfer the DAC’s setup and output values from the digital source. The serial protocol can be interfaced to SPI or Microwire peripherals that are common on many microcontrollers, including Microchip’s PIC® MCUs and dsPIC® DSCs.

In addition to the three serial connections (CS, SCK and SDI), the LDAC pin synchronizes the analog output ($\text{V}_{\text{OUT}}$) with the pin event. By bringing the LDAC pin down “low”, the DAC input code and settings in the input register are latched into the output register, and the analog output is updated. Figure 6-1 shows an example of the pin connections. Note that the LDAC pin can be tied low ($\text{V}_{\text{SS}}$) to reduce the required connections from 4 to 3 I/O pins. In this case, the DAC output can be immediately updated when a valid 16-clock transmission has been received and CS pin has been raised.

6.2 Power Supply Considerations

The typical application will require a bypass capacitor in order to filter high-frequency noise. The noise can be induced onto the power supply’s traces from various events such as digital switching or as a result of changes on the DAC’s output. The bypass capacitor helps to minimize the effect of these noise sources. Figure 6-1 illustrates an appropriate bypass strategy. In this example, two bypass capacitors are used in parallel: (a) 0.1 μF (ceramic) and (b) 10 μF (tantalum). These capacitors should be placed as close to the device power pin ($\text{V}_{\text{DD}}$) as possible (within 4 mm).

The power source supplying these devices should be as clean as possible. If the application circuit has separate digital and analog power supplies, $\text{V}_{\text{DD}}$ and $\text{V}_{\text{SS}}$ should reside on the analog plane.

FIGURE 6-1: Typical Connection Diagram.

6.3 Layout Considerations

Inductively-coupled AC transients and digital switching noises can degrade the input and output signal integrity, potentially reducing the device’s performance. Careful board layout will minimize these effects and increase the Signal-to-Noise Ratio (SNR). Bench testing has shown that a multi-layer board utilizing a low-inductance ground plane, isolated inputs, and isolated outputs with proper decoupling, is critical for best performance. Particularly harsh environments may require shielding of critical signals.

Breadboards and wire-wrapped boards are not recommended if low noise is desired.
6.4 Single-Supply Operation

The MCP4901/4911/4921 devices are rail-to-rail voltage output DAC devices designed to operate with a VDD range of 2.7V to 5.5V. Its output amplifier is robust enough to drive small signal loads directly. Therefore, it does not require an external output buffer for most applications.

6.4.1 DC SET POINT OR CALIBRATION

A common application for DAC devices is digitally-controlled set points and/or calibration of variable parameters, such as sensor offset or slope. For example, the MCP4921 and MCP4922 provide 4096 output steps. If the external voltage reference (VREF) is 4.096V, the LSB size is 1 mV. If a smaller output step size is desired, a lower external voltage reference is needed.

6.4.1.1 Decreasing Output Step Size

If the application is calibrating the bias voltage of a diode or transistor, a bias voltage range of 0.8V may be desired with about 200 µV resolution per step. Two common methods to achieve a 0.8V range is to either reduce VREF to 0.82V or use a voltage divider on the DAC’s output.

Using a VREF is an option if the VREF is available with the desired output voltage range. However, occasionally, when using a low-voltage VREF, the noise floor causes an SNR error that is intolerable. Using a voltage divider method is another option and provides some advantages when VREF needs to be very low or when the desired output voltage is not available. In this case, a larger value VREF is used while two resistors scale the output range down to the precise desired level.

Example 6-1 illustrates this concept. Note that the bypass capacitor on the output of the voltage divider plays a critical function in attenuating the output noise of the DAC and the induced noise from the environment.

**Example 6-1**: Example Circuit of Set Point or Threshold Calibration.

![Example Circuit](image-url)
6.4.1.2 Building a “Window” DAC

When calibrating a set point or threshold of a sensor, typically only a small portion of the DAC output range is utilized. If the LSB size is adequate enough to meet the application’s accuracy needs, the unused range is sacrificed without consequences. If greater accuracy is needed, then the output range will need to be reduced to increase the resolution around the desired threshold.

If the threshold is not near $V_{\text{REF}}$ or $V_{SS}$, then creating a “window” around the threshold has several advantages. One simple method to create this “window” is to use a voltage divider network with a pull-up and pull-down resistor. Example 6-2 and Example 6-4 illustrate this concept.

---

**EXAMPLE 6-2: SINGLE-SUPPLY “WINDOW” DAC.**

\[
V_{OUT} = V_{REF} \cdot G \cdot \frac{D_n}{2^N}
\]

- $G$ = Gain selection (1x or 2x)
- $D_n$ = Digital value of DAC (0-255) for MCP4901/MCP4902
  - = Digital value of DAC (0-1023) for MCP4911/MCP4912
  - = Digital value of DAC (0-4095) for MCP4921/MCP4922
- $N$ = DAC Bit Resolution

**Thevenin Equivalent**

\[
\begin{align*}
R_{23} &= \frac{R_2 R_3}{R_2 + R_3} \\
V_{23} &= \frac{(V_{CC}, R_2) + (V_{CC}, R_3)}{R_2 + R_3} \\
V_{\text{trip}} &= \frac{V_{OUT} R_{23} + V_{23} R_1}{R_2 + R_{23}}
\end{align*}
\]
6.5 Bipolar Operation

Bipolar operation is achievable using the MCP4901/4911/4921 family devices by using an external operational amplifier (op amp). This configuration is desirable due to the wide variety and availability of op amps. This allows a general purpose DAC, with its cost and availability advantages, to meet almost any desired output voltage range, power and noise performance.

Example 6-3 illustrates a simple bipolar voltage source configuration. \( R_1 \) and \( R_2 \) allow the gain to be selected, while \( R_3 \) and \( R_4 \) shift the DAC’s output to a selected offset. Note that \( R_4 \) can be tied to \( V_{REF} \) instead of \( V_{SS} \) if a higher offset is desired. Note that a pull-up to \( V_{REF} \) could be used, instead of \( R_4 \), if a higher offset is desired.

**EXAMPLE 6-3: DIGITALLY-CONTROLLED BIPOLAR VOLTAGE SOURCE.**

6.5.1 DESIGN EXAMPLE: DESIGN A BIPOLAR DAC USING EXAMPLE 6-3 WITH 12-BIT MCP4912 OR MCP4922

An output step magnitude of 1 mV with an output range of ±2.05V is desired for a particular application.

The following steps show the details:

1. Calculate the range: \(+2.05V - (-2.05V) = 4.1V\).
2. Calculate the resolution needed:
   \(4.1V\/1\text{ mV} = 4100\)
   Since \(2^{12} = 4096\), 12-bit resolution is desired.
3. The amplifier gain \( (R_2/R_1) \), multiplied by \( V_{REF} \), must be equal to the desired minimum output to achieve bipolar operation. Since any gain can be realized by choosing resistor values \((R_1 + R_2)\), the \( V_{REF} \) source needs to be determined first. If a \( V_{REF} \) of 4.1V is used, solve for the gain by setting the DAC to 0, knowing that the output needs to be -2.05V. The equation can be simplified to:

\[
\frac{-R_2}{R_1} = \frac{-2.05}{4.1} \quad \frac{R_2}{R_1} = \frac{1}{2}
\]

If \( R_1 = 20 \text{ k}\Omega \) and \( R_2 = 10 \text{ k}\Omega \), the gain will be 0.5

4. Next, solve for \( R_3 \) and \( R_4 \) by setting the DAC to 4096, knowing that the output needs to be +2.05V.

\[
\frac{R_4}{(R_3 + R_4)} = \frac{2.05V + 0.5V_{REF}}{1.5V_{REF}} = \frac{2}{3}
\]

If \( R_4 = 20 \text{ k}\Omega \), then \( R_3 = 10 \text{ k}\Omega \)
## 6.6 Selectable Gain and Offset Bipolar Voltage Output Using DAC Devices

In some applications, precision digital control of the output range is desirable. Example 6-4 illustrates how to use the DAC devices to achieve this in a bipolar or single-supply application.

This circuit is typically used in Multiplier mode and is ideal for linearizing a sensor whose slope and offset varies. Refer to Section 6.9 “Using Multiplier Mode” for more information on Multiplier mode.

The equation to design a bipolar “window” DAC would be utilized if $R_3$, $R_4$ and $R_5$ are populated.

\begin{align*}
V_{OUTA} &= (V_{REFA}G_A)\frac{D_A}{2^N} \\
V_{OUTB} &= (V_{REFB}G_B)\frac{D_B}{2^N} \\
V_{IN+} &= \frac{V_{OUTB}R_4 + V_{CC-R}}{R_3 + R_4} \\
V_O &= V_{IN+}\left(1 + \frac{R_2}{R_1}\right) - V_{OUTA}\frac{R_2}{R_1}
\end{align*}

### Bipolar “Window” DAC using $R_4$ and $R_5$

\begin{align*}
V_{45} &= \frac{V_{CC}R_4 + V_{CC-R_5}}{R_4 + R_5} \\
V_{IN+} &= \frac{V_{OUTB}R_{45} + V_{45R_3}}{R_3 + R_{45}} \\
V_O &= V_{IN+}\left(1 + \frac{R_2}{R_1}\right) - V_{OUTA}\frac{R_2}{R_1}
\end{align*}

**Example 6-4**: Bipolar Voltage Source with Selectable Gain and Offset.
6.7 Designing a Double-Precision DAC

Example 6-5 illustrates how to design a single-supply voltage output capable of up to 24-bit resolution by using 12-bit DACs. This design is simply a voltage divider with a buffered output.

As an example, if a similar application to the one developed in Section 6.5.1 “Design Example: Design a bipolar dac using example 6-3 with 12-bit MCP4912 or MCP4922” required a resolution of 1 µV instead of 1 mV and a range of 0V to 4.1V, then 12-bit resolution would not be adequate.

1. Calculate the resolution needed:
   \[ \frac{4.1\text{V}}{1\ \mu\text{V}} = 4.1 \times 10^6. \]
   Since \(2^{22} = 4.2 \times 10^6\), 22-bit resolution is desired. Since DNL = ±0.75 LSB, this design can be done with the MCP4921 or MCP4922.

2. Since the DACB’s \(V_{\text{OUTB}}\) has a resolution of 1 mV, its output only needs to be “pulled” 1/1000 to meet the 1 µV target. Dividing \(V_{\text{OUTA}}\) by 1000 would allow the application to compensate for DACB’s DNL error.

3. If \(R_2\) is 100Ω, then \(R_1\) needs to be 100 kΩ.

4. The resulting transfer function is not perfectly linear, as shown in the equation of Example 6-5.

\[
V_{\text{OUTA}} = V_{\text{REF}}G_A \frac{D_A}{2^{12}}
\]

\[
V_O = \frac{V_{\text{OUTA}}R_2 + V_{\text{OUTB}}R_1}{R_1 + R_2}
\]

\[
V_{\text{OUTB}} = V_{\text{REFB}}G_B \frac{D_B}{2^{12}}
\]

EXAMPLE 6-5: SIMPLE, DOUBLE PRECISION DAC WITH MCP4921 OR MCP4922.
6.8 Building Programmable Current Source

Example 6-6 shows an example for building a programmable current source using a voltage follower. The current sensor (sensor resistor) is used to convert the DAC voltage output into a digitally-selectable current source.

Adding the resistor network from Example 6-2 would be advantageous in this application. The smaller $R_{sense}$ is, the less power is dissipated across it. However, this also reduces the resolution that the current can be controlled with. The voltage divider, or "window", DAC configuration would allow the range to be reduced, thus increasing the resolution around the range of interest.

When working with very small sensor voltages, plan on eliminating the amplifier’s offset error by storing the DAC’s setting under known sensor conditions.

**EXAMPLE 6-6: DIGITALLY-CONTROLLED CURRENT SOURCE.**
6.9 Using Multiplier Mode

The MCP4901/4911/4921 and MCP4902/MCP4912/MCP4922 family devices use external reference, and these devices are ideally suited for use as a multiplier/divider in a signal chain. Common applications are: (a) precision programmable gain/attenuator amplifiers and (b) motor control feedback loops. The wide input range (0V – VDD) is in Unbuffered mode, and near rail-to-rail range in Buffered mode. Its bandwidth (> 400 kHz), selectable 1x/2x gain and low power consumption give maximum flexibility to meet the application’s needs.

To configure the device for multiplier applications, connect the input signal to VREF and serially configure the DAC’s input buffer, gain and output value. The DAC’s output can utilize any of the examples from 6-1 to 6-6, depending on the application requirements. Example 6-7 is an illustration of how the DAC can operate in a motor control feedback loop.

If the gain selection bit is configured for 1x mode (<GA> = 1), the resulting input signal will be attenuated by D/2^n. With the 12-bit DAC (MCP4921 or MCP4922), if the gain is configured for 2x mode (<GA> = 0), codes less than 2048 attenuate the signal, while codes greater than 2048 gain the signal.

A DAC provides significantly more gain/attenuation resolution when compared to typical programmable gain amplifiers. Adding an op amp to buffer the output, as illustrated in Examples 6-2 through 6-6, extends the output range and power to meet the precise needs of the application.

**Example 6-7:** MULTIPLIER MODE USING VREF INPUT.

\[
V_{OUT} = V_{REF} \cdot G \cdot \frac{D}{2^N}
\]
7.0 DEVELOPMENT SUPPORT

7.1 Evaluation & Demonstration Boards

The Mixed Signal PICtail™ Board supports the MCP4901/4911/4921 family of devices. Please refer to www.microchip.com for further information on this product's capabilities and availability.
8.0 PACKAGING INFORMATION

8.1 Package Marking Information

Legend:
- XX...X Customer-specific information
- Y Year code (last digit of calendar year)
- YY Year code (last 2 digits of calendar year)
- WW Week code (week of January 1 is week ‘01’)
- NNN Alphanumeric traceability code
- e3 Pb-free JEDEC designator for Matte Tin (Sn)
- * This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.
8-Lead Plastic Dual Flat, No Lead Package (MC) – 2x3x0.9 mm Body [DFN]

<table>
<thead>
<tr>
<th>Units</th>
<th>MILLIMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of Pins</td>
<td>8</td>
</tr>
<tr>
<td>Pitch</td>
<td>e 0.50 BSC</td>
</tr>
<tr>
<td>Overall Height</td>
<td>A 0.80 0.90 1.00</td>
</tr>
<tr>
<td>Standoff</td>
<td>A1 0.00 0.02 0.05</td>
</tr>
<tr>
<td>Contact Thickness</td>
<td>A3 0.20 REF</td>
</tr>
<tr>
<td>Overall Length</td>
<td>D 2.00 BSC</td>
</tr>
<tr>
<td>Overall Width</td>
<td>E 3.00 BSC</td>
</tr>
<tr>
<td>Exposed Pad Length</td>
<td>D2 1.30 – 1.55</td>
</tr>
<tr>
<td>Exposed Pad Width</td>
<td>E2 1.50 – 1.75</td>
</tr>
<tr>
<td>Contact Width</td>
<td>b 0.20 0.25 0.30</td>
</tr>
<tr>
<td>Contact Length</td>
<td>L 0.30 0.40 0.50</td>
</tr>
<tr>
<td>Contact-to-Exposed Pad</td>
<td>K 0.20 – –</td>
</tr>
</tbody>
</table>

Notes:
1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Package may have one or more exposed tie bars at ends.
3. Package is saw singulated.
4. Dimensioning and tolerancing per ASME Y14.5M.
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.
   REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-123C
8-Lead Plastic Dual Flat, No Lead Package (MC) – 2x3x0.9 mm Body [DFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

---

RECOMMENDED LAND PATTERN

<table>
<thead>
<tr>
<th>Units</th>
<th>MILLIMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dimension Limits</td>
<td>MIN</td>
</tr>
<tr>
<td>Contact Pitch</td>
<td>E</td>
</tr>
<tr>
<td>Optional Center Pad Width</td>
<td>W2</td>
</tr>
<tr>
<td>Optional Center Pad Length</td>
<td>T2</td>
</tr>
<tr>
<td>Contact Pad Spacing</td>
<td>C1</td>
</tr>
<tr>
<td>Contact Pad Width (X8)</td>
<td>X1</td>
</tr>
<tr>
<td>Contact Pad Length (X8)</td>
<td>Y1</td>
</tr>
<tr>
<td>Distance Between Pads</td>
<td>G</td>
</tr>
</tbody>
</table>

Notes:
1. Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2123A
8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

<table>
<thead>
<tr>
<th>Units</th>
<th>MILLIMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dimension Limits</td>
<td>MIN</td>
</tr>
<tr>
<td>Number of Pins</td>
<td>N</td>
</tr>
<tr>
<td>Pitch</td>
<td>e</td>
</tr>
<tr>
<td>Overall Height</td>
<td>A</td>
</tr>
<tr>
<td>Molded Package Thickness</td>
<td>A2</td>
</tr>
<tr>
<td>Standoff</td>
<td>A1</td>
</tr>
<tr>
<td>Overall Width</td>
<td>E</td>
</tr>
<tr>
<td>Molded Package Width</td>
<td>E1</td>
</tr>
<tr>
<td>Overall Length</td>
<td>D</td>
</tr>
<tr>
<td>Foot Length</td>
<td>L</td>
</tr>
<tr>
<td>Footprint</td>
<td>L1</td>
</tr>
<tr>
<td>Foot Angle</td>
<td>Φ</td>
</tr>
<tr>
<td>Lead Thickness</td>
<td>c</td>
</tr>
<tr>
<td>Lead Width</td>
<td>b</td>
</tr>
</tbody>
</table>

Notes:
1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-111B
8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at [http://www.microchip.com/packaging](http://www.microchip.com/packaging)

![Recommended Land Pattern Diagram](image)

<table>
<thead>
<tr>
<th>Units</th>
<th>Millimeters</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Dimension Limits</strong></td>
<td><strong>MIN</strong></td>
</tr>
<tr>
<td>Contact Pitch</td>
<td>E</td>
</tr>
<tr>
<td>Contact Pad Spacing</td>
<td>C</td>
</tr>
<tr>
<td>Overall Width</td>
<td>Z</td>
</tr>
<tr>
<td>Contact Pad Width (X8)</td>
<td>X1</td>
</tr>
<tr>
<td>Contact Pad Length (X8)</td>
<td>Y1</td>
</tr>
<tr>
<td>Distance Between Pads</td>
<td>G1</td>
</tr>
<tr>
<td>Distance Between Pads</td>
<td>GX</td>
</tr>
</tbody>
</table>

**Notes:**
1. Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2111A
8-Lead Plastic Small Outline (SN) – Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

<table>
<thead>
<tr>
<th>Units</th>
<th>MILLIMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of Pins</td>
<td>N 8</td>
</tr>
<tr>
<td>Pitch</td>
<td>e 1.27 BSC</td>
</tr>
<tr>
<td>Overall Height</td>
<td>A – 1.75</td>
</tr>
<tr>
<td>Molded Package Thickness</td>
<td>A2 1.25 –</td>
</tr>
<tr>
<td>Standoff §</td>
<td>A1 0.10 – 0.25</td>
</tr>
<tr>
<td>Overall Width</td>
<td>E 6.00 BSC</td>
</tr>
<tr>
<td>Molded Package Width</td>
<td>E1 3.90 BSC</td>
</tr>
<tr>
<td>Overall Length</td>
<td>D 4.90 BSC</td>
</tr>
<tr>
<td>Chamfer (optional)</td>
<td>h 0.25 – 0.50</td>
</tr>
<tr>
<td>Foot Length</td>
<td>L 0.40 – 1.27</td>
</tr>
<tr>
<td>Footprint</td>
<td>L1 1.04 REF</td>
</tr>
<tr>
<td>Foot Angle</td>
<td>φ 0° – 8°</td>
</tr>
<tr>
<td>Lead Thickness</td>
<td>c 0.17 – 0.25</td>
</tr>
<tr>
<td>Lead Width</td>
<td>b 0.31 – 0.51</td>
</tr>
<tr>
<td>Mold Draft Angle Top</td>
<td>α 5° – 15°</td>
</tr>
<tr>
<td>Mold Draft Angle Bottom</td>
<td>β 5° – 15°</td>
</tr>
</tbody>
</table>

**Notes:**
1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. § Significant Characteristic.
3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-057B
8-Lead Plastic Small Outline (SN) – Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

RECOMMENDED LAND PATTERN

<table>
<thead>
<tr>
<th>Units</th>
<th>MILLIMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dimension</td>
<td>MIN</td>
</tr>
<tr>
<td>Contact Pitch</td>
<td>E</td>
</tr>
<tr>
<td>Contact Pad Spacing</td>
<td>C</td>
</tr>
<tr>
<td>Contact Pad Width (X8)</td>
<td>X1</td>
</tr>
<tr>
<td>Contact Pad Length (X8)</td>
<td>Y1</td>
</tr>
</tbody>
</table>

Notes:
1. Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2057A
8-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

---

**Units** | **INCHES**
---|---
Number of Pins | N 8
Pitch | e .100 BSC
Top to Seating Plane | A – – .210
Molded Package Thickness | A2 .115 .130 .195
Base to Seating Plane | A1 .015 – –
Shoulder to Shoulder Width | E .290 .310 .325
Molded Package Width | E1 .240 .250 .280
Overall Length | D .348 .365 .400
Tip to Seating Plane | L .115 .130 .150
Lead Thickness | c .008 .010 .015
Upper Lead Width | b1 .040 .060 .070
Lower Lead Width | b .014 .018 .022
Overall Row Spacing § | eB – – .430

**Notes:**

1. Pin 1 visual index feature may vary, but must be located with the hatched area.
2. § Significant Characteristic.
3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
4. Dimensioning and tolerancing per ASME Y14.5M.

   BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-018B
APPENDIX A: REVISION HISTORY

Revision A (April 2010)

• Original Release of this Document.
PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

<table>
<thead>
<tr>
<th>PART NO.</th>
<th>X</th>
<th>/XX</th>
<th>Package</th>
</tr>
</thead>
<tbody>
<tr>
<td>Device</td>
<td>Temperature Range</td>
<td>Package</td>
<td></td>
</tr>
<tr>
<td>MCP4901:</td>
<td>8-Bit Voltage Output DAC</td>
<td></td>
<td></td>
</tr>
<tr>
<td>MCP4901T:</td>
<td>8-Bit Voltage Output DAC (Tape and Reel)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>MCP4911:</td>
<td>10-Bit Voltage Output DAC</td>
<td></td>
<td></td>
</tr>
<tr>
<td>MCP4911T:</td>
<td>10-Bit Voltage Output DAC (Tape and Reel)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>MCP4921:</td>
<td>12-Bit Voltage Output DAC</td>
<td></td>
<td></td>
</tr>
<tr>
<td>MCP4921T:</td>
<td>12-Bit Voltage Output DAC (Tape and Reel)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Temperature Range</td>
<td>E = -40°C to +125°C (Extended)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Package</td>
<td>MC = 8-Lead Plastic Dual Flat, No Lead Package - 2x3x0.9 mm Body (DFN)</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>MS = 8-Lead Plastic Micro Small Outline (MSOP)</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>SN = 8-Lead Plastic Small Outline - Narrow, 150 mil (SOIC)</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>P = 8-Lead Plastic Dual-In-Line (PDIP)</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Examples:

- a) MCP4901-E/P: Extended temperature, PDIP package.
- b) MCP4901-E/SN: Extended temperature, SOIC package.
- c) MCP4901T-E/SN: Extended temperature, SOIC package Tape and Reel.
- d) MCP4901-E/MS: Extended temperature, MSOP package.
- e) MCP4901T-E/MS: Extended temperature, MSOP package Tape and Reel.
- f) MCP4901-E/MC: Extended temperature, DFN package.
- g) MCP4901T-E/MC: Extended temperature, DFN package Tape and Reel.
- h) MCP4911-E/P: Extended temperature, PDIP package.
- i) MCP4911-E/SN: Extended temperature, SOIC package.
- j) MCP4911T-E/SN: Extended temperature, SOIC package Tape and Reel.
- k) MCP4911-E/MS: Extended temperature, MSOP package.
- l) MCP4911T-E/MS: Extended temperature, MSOP package Tape and Reel.
- m) MCP4911-E/MC: Extended temperature, DFN package.
- n) MCP4911T-E/MC: Extended temperature, DFN package Tape and Reel.
- o) MCP4921-E/P: Extended temperature, PDIP package.
- p) MCP4921-E/SL: Extended temperature, SOIC package.
- q) MCP4921T-E/SL: Extended temperature, SOIC package Tape and Reel.
- r) MCP4921-E/MS: Extended temperature, MSOP package.
- s) MCP4921T-E/MS: Extended temperature, MSOP package Tape and Reel.
- t) MCP4921-E/MC: Extended temperature, DFN package.
- u) MCP4921T-E/MC: Extended temperature, DFN package Tape and Reel.
Note the following details of the code protection feature on Microchip devices:

• Microchip products meet the specification contained in their particular Microchip Data Sheet.

• Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.

• There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.

• Microchip is willing to work with the customer who is concerned about the integrity of their code.

• Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.
## Worldwide Sales and Service

### Americas

**Corporate Office**
2355 West Chandler Blvd.
Chandler, AZ  85224-6199
Tel:  480-792-7200
Fax:  480-792-7277
Technical Support:  http://support.microchip.com
Web Address:  www.microchip.com

**Atlanta**
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

**Boston**
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

**Chicago**
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

**Cleveland**
Independence, OH
Tel: 216-447-0464
Fax: 216-447-0643

**Dallas**
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

**Detroit**
Farmington Hills, MI
Tel: 248-538-2250
Fax: 248-538-2260

**Kokomo**
Kokomo, IN
Tel: 765-864-8360
Fax: 765-864-8387

**Los Angeles**
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608

**Santa Clara**
Santa Clara, CA
Tel: 408-961-6444
Fax: 408-961-6445

**Toronto**
Mississauga, Ontario, Canada
Tel: 905-673-0699
Fax: 905-673-6509

### Asia/Pacific

**Asia Pacific Office**
Suites 3707-14, 37th Floor
Tower 6, The Gateway
Harbour City, Kowloon
Hong Kong
Tel: 852-2401-1200
Fax: 852-2401-3431

**Australia - Sydney**
Tel: 61-2-9868-6733
Fax: 61-2-9868-6755

**China - Beijing**
Tel: 86-10-8528-2100
Fax: 86-10-8528-2104

**China - Chengdu**
Tel: 86-28-8665-5511
Fax: 86-28-8665-7889

**China - Chongqing**
Tel: 86-23-8980-9588
Fax: 86-23-8980-9500

**China - Hong Kong SAR**
Tel: 852-2401-1200
Fax: 852-2401-3431

**China - Nanjing**
Tel: 86-25-8473-2460
Fax: 86-25-8473-2470

**China - Qingdao**
Tel: 86-532-8502-7355
Fax: 86-532-8502-7205

**China - Shanghai**
Tel: 86-21-5407-5033
Fax: 86-21-5407-5066

**China - Shenyang**
Tel: 86-24-2334-2829
Fax: 86-24-2334-2393

**China - Shenzhen**
Tel: 86-755-8203-2660
Fax: 86-755-8203-1760

**China - Wuhan**
Tel: 86-27-5980-5300
Fax: 86-27-5980-5118

**China - Xian**
Tel: 86-29-8833-7252
Fax: 86-29-8833-7256

**China - Xiamen**
Tel: 86-592-2388138
Fax: 86-592-2388130

**China - Zhuhai**
Tel: 86-756-3210040
Fax: 86-756-3210049

### Asia/Pacific

**India - Bangalore**
Tel: 91-80-3090-4444
Fax: 91-80-3090-4123

**India - New Delhi**
Tel: 91-11-4160-8631
Fax: 91-11-4160-8632

**India - Pune**
Tel: 91-20-2566-1512
Fax: 91-20-2566-1513

**Japan - Yokohama**
Tel: 81-45-471-6166
Fax: 81-45-471-6122

**Korea - Daegu**
Tel: 82-53-744-4301
Fax: 82-53-744-4302

**Korea - Seoul**
Tel: 82-2-554-7200
Fax: 82-2-558-5932 or 82-2-558-5934

**Malaysia - Kuala Lumpur**
Tel: 60-3-6201-9857
Fax: 60-3-6201-9859

**Malaysia - Penang**
Tel: 60-4-227-8870
Fax: 60-4-227-4068

**Philippines - Manila**
Tel: 63-2-634-9065
Fax: 63-2-634-9069

**Singapore**
Tel: 65-6334-8870
Fax: 65-6334-8850

**Taiwan - Hsin Chu**
Tel: 886-3-6578-300
Fax: 886-3-6578-370

**Taiwan - Kaohsiung**
Tel: 886-7-536-4818
Fax: 886-7-536-4803

**Taiwan - Taipei**
Tel: 886-2-2508-0102
Fax: 886-2-2508-0102

**Thailand - Bangkok**
Tel: 66-2-694-1351
Fax: 66-2-694-1350

### Europe

**Austria - Wels**
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

**Denmark - Copenhagen**
Tel: 45-4450-2828
Fax: 45-4485-2829

**France - Paris**
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

**Germany - Munich**
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

**Italy - Milan**
Tel: 39-0331-742611
Fax: 39-0331-466781

**Netherlands - Drunen**
Tel: 31-416-690399
Fax: 31-416-690340

**Spain - Madrid**
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

**UK - Wokingham**
Tel: 44-118-921-5889
Fax: 44-118-921-5820

© 2010 Microchip Technology Inc.